{"push_id":1248445609,"size":4,"distinct_size":4,"ref":"refs/heads/dev","head":"ffcf037a95389cc95a85f9d506c457d8e9ab4b16","before":"14e0b5537c15074a20a2d6dcec39bcb4702690b5","commits":[{"sha":"947babd9442a1e304854e93cc452008482b06551","author":{"name":"meetshah1995","email":"e8548b94be7f4530eb683898f10836e99edc609c@gmail.com"},"message":"Use instances in csr_file","distinct":true,"url":"https://api.github.com/repos/srivatsan-ramesh/riscv/commits/947babd9442a1e304854e93cc452008482b06551"},{"sha":"a39fe3c1048582b1d7cc7cbb281dfafbd4599c38","author":{"name":"meetshah1995","email":"e8548b94be7f4530eb683898f10836e99edc609c@gmail.com"},"message":"Change to hex literals and use intbv","distinct":true,"url":"https://api.github.com/repos/srivatsan-ramesh/riscv/commits/a39fe3c1048582b1d7cc7cbb281dfafbd4599c38"},{"sha":"317fbf88fae39028b16662f51a1b79ba53d15088","author":{"name":"meetshah1995","email":"e8548b94be7f4530eb683898f10836e99edc609c@gmail.com"},"message":"Add main assembly module","distinct":true,"url":"https://api.github.com/repos/srivatsan-ramesh/riscv/commits/317fbf88fae39028b16662f51a1b79ba53d15088"},{"sha":"ffcf037a95389cc95a85f9d506c457d8e9ab4b16","author":{"name":"srivatsan-ramesh","email":"369f4dac10c2fc631f0635bd64650ee4431422df@gmail.com"},"message":"fixed some syntax errors in vscale_core","distinct":true,"url":"https://api.github.com/repos/srivatsan-ramesh/riscv/commits/ffcf037a95389cc95a85f9d506c457d8e9ab4b16"}]}
{"actor":{"display_login":"srivatsan-ramesh"}}