{"push_id":1183754316,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"8fbbf485d4f7107033506d914732bf9f3fab38ab","before":"a17fde0a0f881cdb19482c0867bb1f065ddc226b","commits":[{"sha":"8fbbf485d4f7107033506d914732bf9f3fab38ab","author":{"name":"Jean Wu","email":"a467d23bfcf5c608a9007e536a814320bd5d6a1d@mail.utoronto.ca"},"message":"Updating weekly titan test -took out circuit sparcT2_core_stratixiv_arch_timing.blif","distinct":true,"url":"https://api.github.com/repos/verilog-to-routing/vtr-verilog-to-routing/commits/8fbbf485d4f7107033506d914732bf9f3fab38ab"}]}
{"actor":{"display_login":"jean-w"}}