{"push_id":971487984,"size":91,"distinct_size":91,"ref":"refs/heads/i965-fp64","head":"6e8a37bf5ed63ba5f531f400f06e964627b1b2cf","before":"632bb502ee861a8cca504376753afc73cb390b4a","commits":[{"sha":"6ba5d63cf9c04d1da87709fc8392d8a34eb41da7","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir: add pass for splitting dvec3/dvec4 ALU operations\n\nThis will be needed for double support in Intel's vec4 backend.\n\nv2:\n  - Move the pass from Intel to NIR. The lower_vec_to_movs generic pass\n    in NIR needs to be adapted to work along with this pass. Also, other\n    hardware platform might want to do something like this.","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/6ba5d63cf9c04d1da87709fc8392d8a34eb41da7"},{"sha":"8d61c73fbfc9da5e9958ad9cbfa830472fc9d17c","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965: add new BRW_SWIZZLE defines\n\nThese will be needed for lowering some double operations in the vec4\nbackend.","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/8d61c73fbfc9da5e9958ad9cbfa830472fc9d17c"},{"sha":"7e2cc77092c678d9f65d906aa5a10c3fdb5d3082","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4/nir: simplify glsl_type_for_nir_alu_type()\n\nLess duplication and one less case to handle for doubles.\n\nv2: Fix call to get_instance by swapping rows and columns params (Iago)","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/7e2cc77092c678d9f65d906aa5a10c3fdb5d3082"},{"sha":"280ebfcb18c5ebdeabd1dae4f7477408e0ce4965","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4: handle doubles in type_size()\n\nv2: Fix size for non-matrix types (Iago)","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/280ebfcb18c5ebdeabd1dae4f7477408e0ce4965"},{"sha":"34496314b270b51946d2a5780eeaa662b3ae885b","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4/nir: allocate two registers for dvec3/dvec4","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/34496314b270b51946d2a5780eeaa662b3ae885b"},{"sha":"fb1ee76f6f2b24c4207c8edcfe26962d40d1736b","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4: set the right type for 64-bit registers","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/fb1ee76f6f2b24c4207c8edcfe26962d40d1736b"},{"sha":"c7e2639abde39ee11d8dda8f1305deccc897e603","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4/nir: duplicate swizzles and writemasks for doubles\n\nIn align16 mode, swizzles and writemasks are always specified in terms\nof 32-bit chunks, which means that for doubles, a swizzle like \"yx\" in\nGLSL and NIR needs to be expanded to a swizzle like \"zwxy\". There are\ntwo possible places to do this:\n\n1. In the visitor when converting to the vec4 IR.\n2. In the generator.\n\nWe adopt the first approach, which simplifies per-channel liveness\nanalysis since channels are always 32 bits.","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/c7e2639abde39ee11d8dda8f1305deccc897e603"},{"sha":"ead311470b2352c79999d84a5d4faddbdbf4bceb","author":{"email":"b753b212f30aed827c3eea2e437609dc37310153@igalia.com","name":"Samuel Iglesias Gonsálvez"},"message":"MERGE: i965/vec4: add missing bit_size info when calling brw_swizzle_for_nir_swizzle() in vec4_visitor::optimize_predicate()\n\nSigned-off-by: Samuel Iglesias Gonsálvez <siglesias@igalia.com>","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/ead311470b2352c79999d84a5d4faddbdbf4bceb"},{"sha":"9cb50c75eb57f17a24ae1437b959c5f5650d03d2","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4: teach DCE about 64-bit types","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/9cb50c75eb57f17a24ae1437b959c5f5650d03d2"},{"sha":"eeb3b3130beeeac7755bb45cd1367258b553e8ee","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4: add support for printing DF immediates","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/eeb3b3130beeeac7755bb45cd1367258b553e8ee"},{"sha":"7a44b4a7b8ac700fc46d119e45ff2352ea8a38b2","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4: don't constant propagate 64-bit immediates","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/7a44b4a7b8ac700fc46d119e45ff2352ea8a38b2"},{"sha":"3b342fc2173d81524dfec35d24185c87a5fd6193","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4/nir: fix emitting 64-bit immediates","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/3b342fc2173d81524dfec35d24185c87a5fd6193"},{"sha":"9cd85cfa3ea38d22c2af328bd066044a7635c800","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4/nir: implement double comparisons","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/9cd85cfa3ea38d22c2af328bd066044a7635c800"},{"sha":"8d51b4feed8d62ac138f99621e2e2a270947efeb","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4/nir: implement double packing/unpacking","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/8d51b4feed8d62ac138f99621e2e2a270947efeb"},{"sha":"bb3e4d3c3461466cebca199c0b4d1ad77144d758","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4: add double/float conversion pseudo-opcodes\n\nThese need to be emitted as align1 MOV's, since they need to have a\nstride of 2 on the float register (whether src or dest) so that data\nfrom another thread doesn't cross the middle of a SIMD8 register.","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/bb3e4d3c3461466cebca199c0b4d1ad77144d758"},{"sha":"536b8b0554c4cfd7ee54c48ff97e6c60a5c9c5b7","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4: teach opt_reduce_swizzle about d2f/f2d","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/536b8b0554c4cfd7ee54c48ff97e6c60a5c9c5b7"},{"sha":"49e9afe2639437c0af7183edeec703223fdd1a54","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4: teach DCE about d2f/f2d","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/49e9afe2639437c0af7183edeec703223fdd1a54"},{"sha":"a2438672dfdad52f50c96e7134952c29c7d3c2fa","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4: generate d2f/f2d pseudo-instructions","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/a2438672dfdad52f50c96e7134952c29c7d3c2fa"},{"sha":"b4a67c3fb6ce55aa2cab5ddf70c01e6cb444a4c4","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965/vec4/nir: translate d2f/f2d","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/b4a67c3fb6ce55aa2cab5ddf70c01e6cb444a4c4"},{"sha":"67609b3e713eb5192b691c7e44748c5b991bfbf7","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965: add brw_vecn_grf()","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/67609b3e713eb5192b691c7e44748c5b991bfbf7"}]}