{"push_id":1303758370,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"158c7cfbfd6a5a8bed70e4b8d102e7c5136dfb34","before":"55333b37513d7e2c98a4ee5d07eccaa0f8dec9da","commits":[{"sha":"158c7cfbfd6a5a8bed70e4b8d102e7c5136dfb34","author":{"name":"Ammar Subei","email":"08925900592fa7d692512ff22586daa957a31e7b@gmail.com"},"message":"Adds files via upload","distinct":true,"url":"https://api.github.com/repos/ammarsubei/ECE366-VerilogLab/commits/158c7cfbfd6a5a8bed70e4b8d102e7c5136dfb34"}]}
{"actor":{"display_login":"ammarsubei"}}