{"push_id":1360094202,"size":417,"distinct_size":337,"ref":"refs/heads/master","head":"0e8fe3026bf60e173b783f03813a04e618460894","before":"21d9ae4c73bc9b5150272764f347c96c3ab8076d","commits":[{"sha":"c10dcb2ce837922c6ee4e191e6d6202098a5ee10","author":{"name":"Vinson Lee","email":"5f5a4575a73fa96143eeedb25bb5b8efe4084ce5@freedesktop.org"},"message":"Revert \"mesa_glinterop: remove inclusion of GLX header\"\n\nThis reverts commit 8472045b16b3e4621553fe451a20a9ba9f0d44b6.\n\nConflicts:\n\n\tinclude/GL/mesa_glinterop.h\n\nThis patch fixes this build error with GCC 4.4.\n\n  Compiling src/glx/dri_common_interop.c ...\nIn file included from src/glx/dri_common_interop.c:33:\ninclude/GL/mesa_glinterop.h:62: error: redefinition of typedef ‘GLXContext’\ninclude/GL/glx.h:165: note: previous declaration of ‘GLXContext’ was here\n\nFixes: 8472045b16b3 (\"mesa_glinterop: remove inclusion of GLX header\")\nBugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=96770\nSigned-off-by: Vinson Lee <vlee@freedesktop.org>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/c10dcb2ce837922c6ee4e191e6d6202098a5ee10"},{"sha":"64435fd888ec5932024292d87b0afcecbe5fb818","author":{"name":"Nicholas Bishop","email":"0ce7e71c53bac3dc29e07e988e5cb07f6b41c763@gmail.com"},"message":"i915g: fix incorrect gl_FragCoord value\n\nOn Intel Pineview M hardware, the i915 gallium driver doesn't output\nthe correct gl_FragCoord. It seems to always have an X coord of 0.0\nand a Y coord of the window's height in pixels, e.g. 600.0f or such.\n\nI believe this is a regression caused in part by this commit:\nafa035031ff9e0c07a2297d864e46c76f7bfff58\n\nThe old behavior used the output at index zero, while the new behavior\nuses actual zeroes. In the case of gl_FragCoord the output at index\nzero happened to be the correct one, so the behavior appeared correct\nalthough the code already had a bug.\n\nFixed by checking for I915_SEMANTIC_POS when setting up texCoords. If\nthe generic_mapping is I915_SEMANTIC_POS, look for the\nTGSI_SEMANTIC_POSITION instead of a TGSI_SEMANTIC_GENERIC output.\n\nhttps://bugs.freedesktop.org/show_bug.cgi?id=97477\n\nReviewed-by: Stéphane Marchesin <marcheu@chromium.org>\nTested-by: Stéphane Marchesin <marcheu@chromium.org>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/64435fd888ec5932024292d87b0afcecbe5fb818"},{"sha":"d11a63d6e69298f34bb08334f637c100f6989ca7","author":{"name":"Xu,Randy","email":"ef03933eb5aa10f5289600948a00b3f74d04ba9c@intel.com"},"message":"i965: solve cubemap negative x/y/z faces buffer offset issue in dEQP.\n\nAdd the miptree level/slice x/y_offset when count the surface offset\nin brw_emit_surface_state. The surface offset has two parts, one is\nfrom mt->offset, which should be 32 aligned in width/height for tiled\nbuffer; another is from mt->level[current_level].slice[current_slice].\nx/y_offset.\n\nThis fix will solve 12 deqp failure\ndEQP-EGL.functional.image.create.gles2_cubemap_negative_*_texture\n\nSigned-off-by: Xu,Randy <randy.xu@intel.com>\nReviewed-by: Jason Ekstrand <jason@jlekstrand.net>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/d11a63d6e69298f34bb08334f637c100f6989ca7"},{"sha":"fc8b358bd6971cc858bb06bdb4eed92656a6d8bd","author":{"name":"Tapani Pälli","email":"0a7e682da9c6f32c4c748292ba70304918782e40@intel.com"},"message":"mesa: fix error handling in _mesa_TransformFeedbackVaryings\n\nPatch changes function to use _mesa_lookup_shader_program_err both\nin TransformFeedbackVaryings and GetTransformFeedbackVarying that\nhandles errors correctly for invalid values of shader program.\n\nFixes following dEQP test:\n   dEQP-GLES31.functional.debug.negative_coverage.get_error.shader.transform_feedback_varyings\n\nSigned-off-by: Tapani Pälli <tapani.palli@intel.com>\nBugzilla: https://bugs.freedesktop.org/show_bug.cgi?id=98135\nReviewed-by: Iago Toral Quiroga <itoral@igalia.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/fc8b358bd6971cc858bb06bdb4eed92656a6d8bd"},{"sha":"e2cb253346df2172adba0ce926a812ba67edb00d","author":{"name":"Emil Velikov","email":"d9929a7e50bb54719f2950c40b1ab01272dd4565@collabora.com"},"message":"radv: automake: include the python scripts/formats table in the tarball\n\nSigned-off-by: Emil Velikov <emil.velikov@collabora.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/e2cb253346df2172adba0ce926a812ba67edb00d"},{"sha":"4882476eca6274f0e8026d6625bf8ab8d7da4a39","author":{"name":"Emil Velikov","email":"d9929a7e50bb54719f2950c40b1ab01272dd4565@collabora.com"},"message":"radv: automake: remove unused variables\n\nSigned-off-by: Emil Velikov <emil.velikov@collabora.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/4882476eca6274f0e8026d6625bf8ab8d7da4a39"},{"sha":"0b54c022a8b56d4bccb2a504be01b5f57240b644","author":{"name":"Emil Velikov","email":"d9929a7e50bb54719f2950c40b1ab01272dd4565@collabora.com"},"message":"radv: automake: move libamdgpu_addrlib.la to VULKAN_LIB_DEPS\n\nThe static library is analogous to the intel ISL, which is required for\nboth hardware and (to be added) testing library.\n\nSigned-off-by: Emil Velikov <emil.velikov@collabora.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/0b54c022a8b56d4bccb2a504be01b5f57240b644"},{"sha":"b9e639589d2e06f3a7ecfebd811cacb9655fab5a","author":{"name":"Mauro Rossi","email":"169dc36d4df9b024d6409135514e14ca7e56fa8d@gmail.com"},"message":"intel/genxml: fix building rules for aubinator required headers\n\nNew generated headers were introduced by commit 63a366a\n\"intel: aubinator: generate a standalone binary\"\n\nAndroid does not need aubinator yet, so in order to avoid building error,\naubinator required new genxml headers are defined in a separate list.\n\nIf required, building rules for Android will be added later.\n[Emil Velikov: don't use a _HEADERS variable name (causes warnings)]\nSigned-off-by: Emil Velikov <emil.velikov@collabora.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/b9e639589d2e06f3a7ecfebd811cacb9655fab5a"},{"sha":"0a606a400fe382a9bc726beef269b47f4485d85f","author":{"name":"Eric Engestrom","email":"4cbbc2b5f8a0bc23d2c369002bf09a1193077e3f@imgtec.com"},"message":"egl: add eglSwapBuffersWithDamageKHR\n\nEGL_KHR_swap_buffers_with_damage is actually already supported, as it is\ntechnically nothing but a rename of EGL_EXT_swap_buffers_with_damage.\n\nTo that effect, both extension are advertised depending on the same\ncondition, and the new entrypoint simply redirects to the previous one.\n\nSigned-off-by: Eric Engestrom <eric.engestrom@imgtec.com>\nReviewed-by: Emil Velikov <emil.velikov@collabora.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/0a606a400fe382a9bc726beef269b47f4485d85f"},{"sha":"2550b04179614da4c71dbef195d06a7f53273438","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer memory] split load/store for compile speed\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/2550b04179614da4c71dbef195d06a7f53273438"},{"sha":"6b3691c8762320df5afc8a7e79b9da09e272695b","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer common] remove threadviz code\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/6b3691c8762320df5afc8a7e79b9da09e272695b"},{"sha":"2966d9c691fd0cd51d83204cac6b3194b9dcb878","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer core] align Macrotile FIFO memory to SIMD size\n\nAlign and use streaming store instructions for BE fifo queues.\nProvides slightly faster enqueue and doesn't pollute the caches.\nAdd appropriate memory fences to ensure streaming writes are\nglobally visible.\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/2966d9c691fd0cd51d83204cac6b3194b9dcb878"},{"sha":"b3bd8bb611bb465d2e5efddd109cf633bf3cc9b9","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer core] add support for \"RAW\" surface format\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/b3bd8bb611bb465d2e5efddd109cf633bf3cc9b9"},{"sha":"e845eeb0be89e3dcc62ae43a03f71336c26c40ed","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer core] disable cull for rect_list\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/e845eeb0be89e3dcc62ae43a03f71336c26c40ed"},{"sha":"07326d4006245be761469a58e4dd41ef378f6c25","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer archrast] add mako template\n\nAdd template for generating code to save events to a file.\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/07326d4006245be761469a58e4dd41ef378f6c25"},{"sha":"5d5179a6c240e82d6d5de513bb6fa3b5ec85dd60","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer scripts] add ENABLE_ASSERT_DIALOGS knob for windows\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/5d5179a6c240e82d6d5de513bb6fa3b5ec85dd60"},{"sha":"a907b7a5f74169906c04e9702f3c8fda99636c56","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer core] SwrStoreTiles api change\n\nSwrStoreTiles now takes a mask of surfaces to store.  Reduces\noverhead when storing multiple render targets.\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/a907b7a5f74169906c04e9702f3c8fda99636c56"},{"sha":"1b86c050adcb9c166c2aab2f4c6e41cc07686bf3","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer core] update/add formats\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/1b86c050adcb9c166c2aab2f4c6e41cc07686bf3"},{"sha":"12e6f4c87970e57d2b92b1cc81490037c40e8186","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer core] implement depth bounds test\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/12e6f4c87970e57d2b92b1cc81490037c40e8186"},{"sha":"eaec263427631b3aa3a86f6287f3144381866510","author":{"name":"Tim Rowley","email":"8f5e6de09de66e68b6e3e20be2b7771eb1beea5a@intel.com"},"message":"swr: [rasterizer] eliminate unused label warnings on gcc\n\nSigned-off-by: Tim Rowley <timothy.o.rowley@intel.com>","distinct":false,"url":"https://api.github.com/repos/iXit/Mesa-3D/commits/eaec263427631b3aa3a86f6287f3144381866510"}]}
{"actor":{"display_login":"axeldavy"}}