{"push_id":1120292426,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"79f93f25be134b49650713c87b8b37810c7b0f4b","before":"6d2c1cf465023a680b847eeb96a9bbf64f540249","commits":[{"sha":"79f93f25be134b49650713c87b8b37810c7b0f4b","author":{"email":"cac46fad14f88489ab4dbc3c1082c7dafae20187@xilinx.com","name":"Wendy Liang"},"message":"Correct the name of the Xilinx supported platform\n\nCorrect the name of Xilinx Zynq UltraScale+ MPSoC platform.\n\nSigned-off-by: Wendy Liang <jliang@xilinx.com>","distinct":true,"url":"https://api.github.com/repos/OpenAMP/open-amp/commits/79f93f25be134b49650713c87b8b37810c7b0f4b"}]}
{"actor":{"display_login":"wjliang"}}