{"push_id":1439843239,"size":1,"distinct_size":1,"ref":"refs/heads/aasif/fall_demo","head":"1bc80036a2ccdccb2f405a696de4cc95929d6fb4","before":"00ed902575829da94e6d5968a1e77db355c3450a","commits":[{"sha":"1bc80036a2ccdccb2f405a696de4cc95929d6fb4","author":{"name":"Aasif Versi","email":"35b56499394a718a0c8d145843972a0bf9cdc455@seas.upenn.edu"},"message":"make uart_upload works as expected, need to add in memory","distinct":true,"url":"https://api.github.com/repos/fire-sand/RSA-Verilog/commits/1bc80036a2ccdccb2f405a696de4cc95929d6fb4"}]}
{"actor":{"display_login":"versi786"}}