{"push_id":1042090107,"size":1,"distinct_size":1,"ref":"refs/heads/router_lookahead","head":"21c72c3ac120e8b11db8ac3b8b9c1d90d50688c1","before":"f7489bef1d52a8844bf478f96b5d1f0408a3bdc5","commits":[{"sha":"21c72c3ac120e8b11db8ac3b8b9c1d90d50688c1","author":{"email":"cf0316eb3f45a01083db2fdf78c1bed46276e122@gmail.com","name":"Oleg Petelin"},"message":"4LUT_DSP benchmarks","distinct":true,"url":"https://api.github.com/repos/verilog-to-routing/vtr-verilog-to-routing/commits/21c72c3ac120e8b11db8ac3b8b9c1d90d50688c1"}]}