{"push_id":1446611657,"size":3,"distinct_size":3,"ref":"refs/heads/master","head":"03ed891cc728729f804e3cf530778cf3daf91e92","before":"6ad9520b1d80e9661d98ea7a3dbb9471cc1aaf09","commits":[{"sha":"eface595695bfa6d94a0754a497925602ffcc668","author":{"name":"Rodrigo Torres","email":"ecfad4569282cd75a88a99d7a2a55eed9662507f@silabs.com"},"message":"Fixed DRC violations after adding 'Power' net constraints","distinct":true,"url":"https://api.github.com/repos/volium/swarm/commits/eface595695bfa6d94a0754a497925602ffcc668"},{"sha":"50194fb789907a1579035796c258a240df75689a","author":{"name":"Rodrigo Torres","email":"ecfad4569282cd75a88a99d7a2a55eed9662507f@silabs.com"},"message":"Fixed crooked wire","distinct":true,"url":"https://api.github.com/repos/volium/swarm/commits/50194fb789907a1579035796c258a240df75689a"},{"sha":"03ed891cc728729f804e3cf530778cf3daf91e92","author":{"name":"Rodrigo Torres","email":"ecfad4569282cd75a88a99d7a2a55eed9662507f@silabs.com"},"message":"Sime very important changes\nConnect LCD_VCC pin to VCC net, this was previously not connected\nMakes all elements (tracks and vias) in Power net compliant with its constraints","distinct":true,"url":"https://api.github.com/repos/volium/swarm/commits/03ed891cc728729f804e3cf530778cf3daf91e92"}]}
{"actor":{"display_login":"volium"}}