{"push_id":1442016293,"size":1,"distinct_size":1,"ref":"refs/heads/concurrent","head":"c56718956151b133044002b5a3da34b98e87bb79","before":"db5a6e2cccc9571254883ee0d05de0c32d70613d","commits":[{"sha":"c56718956151b133044002b5a3da34b98e87bb79","author":{"name":"Ian Delairre","email":"3a8bebb49e105716ff285cb5b12b03015b50fe99@gmail.com"},"message":"puts intrinsic locks on write registers. now clears MEM.WB hashMap after running WB_stage. Seems to workcorrectly, i.e., has the same output as the sequential version","distinct":true,"url":"https://api.github.com/repos/idelairre/mips-pipeline/commits/c56718956151b133044002b5a3da34b98e87bb79"}]}
{"actor":{"display_login":"idelairre"}}