{"push_id":1344993643,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"f5c43224a29fae00111fde1e51bb9785fe05e5ad","before":"fea15c67c70a4add4302e263c8871aed599390ed","commits":[{"sha":"f5c43224a29fae00111fde1e51bb9785fe05e5ad","author":{"name":"Dolu1990","email":"45b6df31760910d23bd0fb6f18774586c1e8a898@gmail.com"},"message":"Add borned shift (|<<   |>>)\nCheck BitVector types in aggregate syntax. U((3 downto 0) -> myBits) will be detected as an error.\nFix missmatch between VHDL mod bits width and Spinal bits width","distinct":true,"url":"https://api.github.com/repos/SpinalHDL/SpinalHDL/commits/f5c43224a29fae00111fde1e51bb9785fe05e5ad"}]}
{"actor":{"display_login":"Dolu1990"}}