{"ref":null,"ref_type":"repository","master_branch":"master","description":"A simple MIPS CPU implemented in verilog. Can perform add, addi, beq, j, lw, and sw instructions.","pusher_type":"user"}
{"actor":{"display_login":"reedv"}}