{"push_id":1140343763,"size":11,"distinct_size":11,"ref":"refs/heads/master","head":"d59fb913c5799dd18df45b1a656c974fdfbcb1e3","before":"7c2c08218f399370fc4bd76101f82a644f0bf912","commits":[{"sha":"cf675b36b5246a0034022f43857ea0612a8702f7","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"add a testcase to locate error","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/cf675b36b5246a0034022f43857ea0612a8702f7"},{"sha":"af6db5822906b83ca25f4a375b00d758d299a46b","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"no progress","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/af6db5822906b83ca25f4a375b00d758d299a46b"},{"sha":"24d976bb1f2d7bf789388b4f753576320eddd20a","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"add testcase: mem_test, using asm code","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/24d976bb1f2d7bf789388b4f753576320eddd20a"},{"sha":"71704e2c4774a8b8caaaf20f59e17ad0f7906763","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"..","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/71704e2c4774a8b8caaaf20f59e17ad0f7906763"},{"sha":"260d18408ed6e8a1e54ea0c65728fd38307fd80f","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"..","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/260d18408ed6e8a1e54ea0c65728fd38307fd80f"},{"sha":"0c7a57ea192a206428304dcca9770d52bcfecad8","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"Merge branch 'master' of github.com:NJU-CS-SYS/ArchLab2015","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/0c7a57ea192a206428304dcca9770d52bcfecad8"},{"sha":"29c8e711d8b7ab113fe9d6f6f7d12e910da56599","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"output cache stall and trap stall","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/29c8e711d8b7ab113fe9d6f6f7d12e910da56599"},{"sha":"fb8f9edbb5a4c32a725cbd021652eb7a2c9d1a72","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"fix: unexpected instruction cache miss","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/fb8f9edbb5a4c32a725cbd021652eb7a2c9d1a72"},{"sha":"d99443e3092ed53758b27322c4a95ef6ad1999cb","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"output where error occur by register $s0","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/d99443e3092ed53758b27322c4a95ef6ad1999cb"},{"sha":"8da66b8be7044bb97f4ca574a2231741556093d9","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"modified timing of ddr_ctrl and is to add debug_queue","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/8da66b8be7044bb97f4ca574a2231741556093d9"},{"sha":"d59fb913c5799dd18df45b1a656c974fdfbcb1e3","author":{"name":"131220070-Zhou Yaoyang","email":"f8564807a13d38090c1aae36f84e7967a1c55a10@sina.com"},"message":"Merge branch 'master' of github.com:NJU-CS-SYS/ArchLab2015","distinct":true,"url":"https://api.github.com/repos/NJU-CS-SYS/ArchLab2015/commits/d59fb913c5799dd18df45b1a656c974fdfbcb1e3"}]}
{"actor":{"display_login":"shinezyy"}}