{"push_id":1359962502,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"352a677d10786db74f4378c44589507271cdbc04","before":"2cb45ea2229758ce82589db25db4608bbfd73d5f","commits":[{"sha":"352a677d10786db74f4378c44589507271cdbc04","author":{"name":"Najib Hourani","email":"651f7640bc20b0213c22a98d0de34c2a37d361c7@usc.edu"},"message":"Fully working two clock FIFO. Synthesizes and runs in gate-level simulation.","distinct":true,"url":"https://api.github.com/repos/shreyaanagpal/EE577b-DDR3/commits/352a677d10786db74f4378c44589507271cdbc04"}]}
{"actor":{"display_login":"najibhou"}}