{"push_id":1078268844,"size":11,"distinct_size":11,"ref":"refs/heads/master","head":"8cfc4cf76daaafba448c4ab3240dc313879c2b4f","before":"4ff8cbb0d8c483cc91cad3494cd1db572dcd51ee","commits":[{"sha":"1378487fb4a0fe35779ead32b1ecd5467e3ba1c6","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: rename and rearrange RW buffer slots\n\n- use an enum\n- use a unique slot number regardless of the shader stage\n  (the per-stage slots will go away for RW buffers)\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/1378487fb4a0fe35779ead32b1ecd5467e3ba1c6"},{"sha":"36261c29cd21d27cee00655fade97145df4cd104","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: make RW buffer descriptor array global, not per shader stage\n\nv2: also simplify invalidation of RW buffer bindings (squashed)\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/36261c29cd21d27cee00655fade97145df4cd104"},{"sha":"bb1e647adaff7f9f379501864918d92f5fe3e2a6","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: generalize si_set_constant_buffer\n\nthis will be used in the next commit\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/bb1e647adaff7f9f379501864918d92f5fe3e2a6"},{"sha":"698821bda32eb9958e105c38087b49b6f307128d","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: rework polygon stippling to use constant buffer instead of texture\n\nadd it to the RW_BUFFERS descriptor array\n\nnow the slot masks don't have to have 64 bits\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/698821bda32eb9958e105c38087b49b6f307128d"},{"sha":"860b658b97f859ee7d0dd076a8ac0332601ffa65","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: move clip plane constant buffer to RW buffers\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/860b658b97f859ee7d0dd076a8ac0332601ffa65"},{"sha":"302bec24bd67cb21c39e9db872afe946994547a7","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: move sample positions constant buffer to RW buffers\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/302bec24bd67cb21c39e9db872afe946994547a7"},{"sha":"3138a28ff2a6a7c9bbf315538412f84b549d694a","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: move default tess level constant buffer to RW buffers\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/3138a28ff2a6a7c9bbf315538412f84b549d694a"},{"sha":"0954d5e9827baba4972e92a1f760cd891c9c0798","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: clean up shader resource limit definitions\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/0954d5e9827baba4972e92a1f760cd891c9c0798"},{"sha":"3acaefb1bbf329059ab7e8d1ffa2b99b516e0f50","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: shorten slot masks to 32 bits\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/3acaefb1bbf329059ab7e8d1ffa2b99b516e0f50"},{"sha":"3cbd8cfc7a19b58a57e7eb16c9a73fff42c68563","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: decrease GS copy shader user SGPRs to 2\n\nconst buffers are no longer used since the clip plane const buffer was\nmoved to RW buffers\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>\nReviewed-by: Nicolai Hähnle <nicolai.haehnle@amd.com>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/3cbd8cfc7a19b58a57e7eb16c9a73fff42c68563"},{"sha":"8cfc4cf76daaafba448c4ab3240dc313879c2b4f","author":{"email":"8c7344a1abdb103e79ecfd488098373070c3c70e@amd.com","name":"Marek Olšák"},"message":"radeonsi: remove the shader parameter from si_set_ring_buffer\n\nnot used anymore\n\nthis is a follow-up to the RW buffer cleanup.\n\nReviewed-by: Bas Nieuwenhuizen <bas@basnieuwenhuizen.nl>","distinct":true,"url":"https://api.github.com/repos/mesa3d/mesa/commits/8cfc4cf76daaafba448c4ab3240dc313879c2b4f"}]}