{"push_id":1228216757,"size":45,"distinct_size":1,"ref":"refs/heads/TestGather","head":"127ccd445861388a3886cb1b155d2a7858f47108","before":"e6900bab7b6c23eec277a2d67589eec395b617f4","commits":[{"sha":"d0da3190ab1c17306f94c6a1025b0e5ab2954d7d","author":{"name":"Stephen Tridgell","email":"5bfd6f4d5597453bc08688e3129fd2e4fff3505f@tridgell.net"},"message":"Move to a traditional scala structure","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/d0da3190ab1c17306f94c6a1025b0e5ab2954d7d"},{"sha":"bf99aa0d0fb6154df152898d91ca7b07338b9e68","author":{"name":"Stephen Tridgell","email":"5bfd6f4d5597453bc08688e3129fd2e4fff3505f@tridgell.net"},"message":"Change the package naming to match scala convention (lower case and same name as folder)","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/bf99aa0d0fb6154df152898d91ca7b07338b9e68"},{"sha":"1ed40f68efd225372cd5d0b55263705b876f9e56","author":{"name":"Stephen Tridgell","email":"5bfd6f4d5597453bc08688e3129fd2e4fff3505f@tridgell.net"},"message":"Move some test code back into main package","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/1ed40f68efd225372cd5d0b55263705b876f9e56"},{"sha":"3a64983158b115fb30a022d761902fa52590f599","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"Merge branch 'master' of https://github.com/da-steve101/fpga-tidbits into da-steve101-master","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/3a64983158b115fb30a022d761902fa52590f599"},{"sha":"05e62332d0f5d7e066fe9cf68011f36bbea429b8","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"typo fixes in build.sbt","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/05e62332d0f5d7e066fe9cf68011f36bbea429b8"},{"sha":"122fea698e2175789600f1f5a05ca5c664d708bd","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"use new lib names in GatherCache","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/122fea698e2175789600f1f5a05ca5c664d708bd"},{"sha":"338e5007a6554a52ea1e432cdd7ddd171ea1db2e","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"move platform wrapper C++ code into src/main/cpp","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/338e5007a6554a52ea1e432cdd7ddd171ea1db2e"},{"sha":"7dce5fb5d49e9d11b5b3725a2db1c0b802122e14","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"Merge branch 'da-steve101-master' + cpp code move","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/7dce5fb5d49e9d11b5b3725a2db1c0b802122e14"},{"sha":"c1fe99103df446b612670f68725461c32390c9c4","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"move verilog and ip core files to under src/main/ folders","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/c1fe99103df446b612670f68725461c32390c9c4"},{"sha":"92f9c16f5cc302d3adb91178512d32e2fa6f3c0e","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"rename queue primitive, shorter filenames are better","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/92f9c16f5cc302d3adb91178512d32e2fa6f3c0e"},{"sha":"bd6728a608f8d6df2f424190458ea2e60fdfec75","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"add a Verilator flow for emulation\n\nthis will enable using the virtual platform with Verilog blackbox\ncomponents","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/bd6728a608f8d6df2f424190458ea2e60fdfec75"},{"sha":"2574bfbbcb1427daa15415d37af79ec763f8e04b","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"add CloakroomOrderBuffer (untested)","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/2574bfbbcb1427daa15415d37af79ec763f8e04b"},{"sha":"9ac48be25cdda23c35f73f506944c82543d3ee6f","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"TestGather: add in-order checking and stats","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/9ac48be25cdda23c35f73f506944c82543d3ee6f"},{"sha":"19a7220978bd8954757e8801d7441b5fb68f35bd","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"support Chisel printfs in verilator flow\n\nneeds recent version of verilator to work","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/19a7220978bd8954757e8801d7441b5fb68f35bd"},{"sha":"b943bd84ecca9c7c95f9be60ef70695bec34cf46","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"derive GenericMemReq/Rsp from PrintableBundle","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/b943bd84ecca9c7c95f9be60ef70695bec34cf46"},{"sha":"4c2e6125b986c0fa6ad9e4b4a2a9d07149f79c1a","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"use unregistered probes in PrintableBundleStreamMonitor\n\nregistered ready/valid probe and unregistered data probes caused\nstale data on the debug messages","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/4c2e6125b986c0fa6ad9e4b4a2a9d07149f79c1a"},{"sha":"f1ca2e585eeb36ba9ccbb4d57496ba452fcbab1b","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"add order testing to TestGather\n\nthe number of out-of-order responses is now counted and printed\nin the performance counters. this can be used to verify gather\naccelerators that are supposed to deliver in-order rsps.","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/f1ca2e585eeb36ba9ccbb4d57496ba452fcbab1b"},{"sha":"cca682cba504a84a0fc40c502e5399c42fbde667","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"GatherCache: add orderRsps flag and reorder buffer inst.","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/cca682cba504a84a0fc40c502e5399c42fbde667"},{"sha":"36cb8535308f9382f880cecae9a6b21be5b22916","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"TestGather: relate to numTxns correctly, use cache rsp ordering","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/36cb8535308f9382f880cecae9a6b21be5b22916"},{"sha":"5b9ba1238078f87a2f10409f7dedf0bb32431c4d","author":{"name":"Yaman Umuroglu","email":"f73db83a1b3f37f02ef149a74b02dc9f59fac660@gmail.com"},"message":"more comments on GatherCache","distinct":false,"url":"https://api.github.com/repos/maltanar/fpga-tidbits/commits/5b9ba1238078f87a2f10409f7dedf0bb32431c4d"}]}
{"actor":{"display_login":"maltanar"}}