{"push_id":984110431,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"95bd8a91ec9787969fb6b4c8a7c7401451ec79e6","before":"c85949027bbfd2777feaf8922195e53f5c0e54b4","commits":[{"sha":"95bd8a91ec9787969fb6b4c8a7c7401451ec79e6","author":{"email":"6b5bdb47d541b9bcdcfa51c9161340ed8d9e423e@cox.net","name":"JackDavidson"},"message":"added a enable to the ShiftRegister to get around chisel single-clock issue","distinct":true,"url":"https://api.github.com/repos/JackDavidson/OpenFPGACore/commits/95bd8a91ec9787969fb6b4c8a7c7401451ec79e6"}]}