{"push_id":1377750371,"size":264,"distinct_size":264,"ref":"refs/heads/add_wasm_object_type","head":"2e4805aa336d3e0588f3ed0a92cebaf413ba561b","before":"5b13c0cb4e7191e66cfe2baf4ee4929c90008d8a","commits":[{"sha":"a69463c75b9b14a7c1e7f8ca9e3013350201a89a","author":{"name":"Vedant Kumar","email":"e06201a831a99f4a997d7618bb35ffb5726917fe@apple.com"},"message":"[unittests] Remove an MSVC 2013 workaround, NFCI.\n\nLet's see what the bots have to say about this...\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285090 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/a69463c75b9b14a7c1e7f8ca9e3013350201a89a"},{"sha":"59b2213d86e829724bf4aa6a4e7fb5ecb8eaed20","author":{"name":"Vedant Kumar","email":"e06201a831a99f4a997d7618bb35ffb5726917fe@apple.com"},"message":"[unittests] STLExtrasTest: Remove an MSVC 2013 workaround, NFCI.\n\nLet's see what the bots have to say about this...\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285091 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/59b2213d86e829724bf4aa6a4e7fb5ecb8eaed20"},{"sha":"0e4bd938f46b0d43cff50f0367c7755e6787ed5f","author":{"name":"Michael Kuperstein","email":"03ce15697219703fd50a2fdabb7e1a0083bf664b@google.com"},"message":"Fix 80-char violations. NFC.\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285092 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/0e4bd938f46b0d43cff50f0367c7755e6787ed5f"},{"sha":"e05a7ffa08ea6f128050be2838b945ded860ee1d","author":{"name":"Robert Lougher","email":"cd1104647d929a9355fe6a0258e4e7b17d895a91@gmail.com"},"message":"Remove debug location from common tail when tail-merging\n\nThe branch folding pass tail merges blocks into a common-tail.  However, the\ntail retains the debug information from one of the original inputs to the\nmerge (chosen randomly).  This is a problem for sampled-based PGO, as hits\non the common-tail will be attributed to whichever block was chosen,\nirrespective of which path was actually taken to the common-tail.\n\nThis patch fixes the issue by nulling the debug location for the common-tail.\n\nDifferential Revision: https://reviews.llvm.org/D25742\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285093 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/e05a7ffa08ea6f128050be2838b945ded860ee1d"},{"sha":"5bd98bf7d66398d66b4b07a3a5db20e9abea07cd","author":{"name":"Michael Ilseman","email":"3f7910911894c419e7beffe925bdc07f88f817be@apple.com"},"message":"Add -strip-nonlinetable-debuginfo capability\n\nThis adds a new function to DebugInfo.cpp that takes an llvm::Module\nas input and removes all debug info metadata that is not directly\nneeded for line tables, thus effectively stripping all type and\nvariable information from the module.\n\nThe primary motivation for this feature was the bitcode work flow\n(cf. http://lists.llvm.org/pipermail/llvm-dev/2016-June/100643.html\nfor more background). This is not wired up yet, but will be in\nsubsequent patches.  For testing, the new functionality is exposed to\nopt with a -strip-nonlinetable-debuginfo option.\n\nThe secondary use-case (and one that works right now!) is as a\nreduction pass in bugpoint. I added two new bugpoint options\n(-disable-strip-debuginfo and -disable-strip-debug-types) to control\nthe new features. By default it will first attempt to remove all debug\ninformation, then only the type info, and then proceed to hack at any\nremaining MDNodes.\n\nThanks to Adrian Prantl for stewarding this patch!\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285094 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/5bd98bf7d66398d66b4b07a3a5db20e9abea07cd"},{"sha":"5a313363f4e9d925f4c7c3aae15708ac6ae63e5d","author":{"name":"Sanjay Patel","email":"8a358757f1b64d62facccc1fd839683fb6856b45@rotateright.com"},"message":"[InstCombine] add tests for missing icmp + shl nuw fold\n\nPatch by bryant!\n\nDifferential Revision: https://reviews.llvm.org/D25952\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285095 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/5a313363f4e9d925f4c7c3aae15708ac6ae63e5d"},{"sha":"da24afa31cdf7fe71e924861ac088fdfc8763608","author":{"name":"Matthew Simpson","email":"ce18d70cc95d44cdb1ee231cb241a103f53739dc@codeaurora.org"},"message":"[LV] Sink scalar operands of predicated instructions\n\nWhen we predicate an instruction (div, rem, store) we place the instruction in\nits own basic block within the vectorized loop. If a predicated instruction has\nscalar operands, it's possible to recursively sink these scalar expressions\ninto the predicated block so that they might avoid execution. This patch sinks\nas much scalar computation as possible into predicated blocks. We previously\nwere able to sink such operands only if they were extractelement instructions.\n\nDifferential Revision: https://reviews.llvm.org/D25632\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285097 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/da24afa31cdf7fe71e924861ac088fdfc8763608"},{"sha":"301f71ecd12264b3cf6254d88d0686fc9303940d","author":{"name":"Evandro Menezes","email":"4558f38de273387fe716b7b8b2b0fdc640fac9a4@samsung.com"},"message":"Switch lowering: improve partitioning of jump tables\n\nWhen there's a tie between partitionings of jump tables, consider also cases\nthat result in no jump tables, but in one or a few cases.  The motivation is\nthat many contemporary processors typically perform case switches fairly\nquickly.\n\nDifferential revision: https://reviews.llvm.org/D25212\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285099 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/301f71ecd12264b3cf6254d88d0686fc9303940d"},{"sha":"1fc13ff445141da145a48965b88dffc947ec56c6","author":{"name":"Vedant Kumar","email":"e06201a831a99f4a997d7618bb35ffb5726917fe@apple.com"},"message":"[llvm-cov] Don't use colored output until we know it's supported\n\nCodeCoverageTool::error() depends on CoverageViewOptions::Colors being\ninitialized. Should fix:\n\n  http://lab.llvm.org:8011/builders/sanitizer-x86_64-linux-fast/builds/56\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285103 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/1fc13ff445141da145a48965b88dffc947ec56c6"},{"sha":"9d6f1231e97248ff3c8d5a270112755112f6e674","author":{"name":"Evandro Menezes","email":"4558f38de273387fe716b7b8b2b0fdc640fac9a4@samsung.com"},"message":"Add option to specify minimum number of entries for jump tables\n\nAdd an option to allow easier experimentation by target maintainers with the\nminimum number of entries to create jump tables.  Also clarify the name of\nthe other existing option governing the creation of jump tables.\n\nDifferential revision: https://reviews.llvm.org/D25883\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285104 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/9d6f1231e97248ff3c8d5a270112755112f6e674"},{"sha":"6141ab42f4462f816492e8d3e85e5d4248d6934b","author":{"name":"Tim Shen","email":"27d4088a4e3928abba38098f2c71c2e0f4440135@gmail.com"},"message":"[APFloat] Make APFloat an interface class to the internal IEEEFloat. NFC.\n\nSummary:\nThe intention is to make APFloat an interface class, so that later I can add a second implementation class DoubleAPFloat to correctly implement PPCDoubleDouble semantic. The interface of IEEEFloat is not public, and can be simplified (currently it's exactly the same as the old APFloat), but that belongs to a separate patch.\n\nDoubleAPFloat should look like:\nclass DoubleAPFloat {\n  const fltSemantics *Semantics;\n  std::unique_ptr<APFloat> APFloats;  // Two heap-allocated APFloats.\n};\n\nThere is no functional change, nor public interface change.\n\nReviewers: hfinkel, chandlerc, iteratee, echristo, kbarton\n\nSubscribers: llvm-commits, mehdi_amini\n\nDifferential Revision: https://reviews.llvm.org/D25536\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285105 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/6141ab42f4462f816492e8d3e85e5d4248d6934b"},{"sha":"41a1a9b457f1b24e58abd35a74da28d242ba187f","author":{"name":"Evandro Menezes","email":"4558f38de273387fe716b7b8b2b0fdc640fac9a4@samsung.com"},"message":"[AArch64] Adjust the cost model for Exynos M1.\n\nModify the maximum jump table size.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285106 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/41a1a9b457f1b24e58abd35a74da28d242ba187f"},{"sha":"20cfefb1461ac2ecfb4da4bdd7d10a16a9616350","author":{"name":"Sanjay Patel","email":"8a358757f1b64d62facccc1fd839683fb6856b45@rotateright.com"},"message":"[InstCombine] Ensure that truncated int types are legal.\n\nFixes the FIXMEs in D25952 and rL285075.\n\nPatch by bryant!\n\nDifferential Revision: https://reviews.llvm.org/D25955\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285108 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/20cfefb1461ac2ecfb4da4bdd7d10a16a9616350"},{"sha":"0895ad474edf4b7a263c3650d8aa6497cd353b90","author":{"name":"Kostya Serebryany","email":"929ea1a85e127c0f9ffdb8680cf24d3fc1a6e9ce@google.com"},"message":"[libFuzzer] when mutating based on CMP traces also try adding +/- 1 to the desired bytes. Add another test for use_cmp\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285109 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/0895ad474edf4b7a263c3650d8aa6497cd353b90"},{"sha":"59a91134b9a0a4dbec56bc1b2f50cb8a0e38cb4c","author":{"name":"Robert Lougher","email":"cd1104647d929a9355fe6a0258e4e7b17d895a91@gmail.com"},"message":"revert: \"Remove debug location from common tail when tail-merging\"\n\nThis reverts r285093, as it caused unexpected buildbot failures on\nclang-ppc64le-linux, clang-ppc64be-linux, clang-ppc64be-linux-multistage\nand clang-ppc64be-linux-lnt.  Failing test ubsan/TestCases/TypeCheck/vptr.cpp.\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285110 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/59a91134b9a0a4dbec56bc1b2f50cb8a0e38cb4c"},{"sha":"09845fdead5e1f6641fb55a4fb7f1aa4c1a3b46b","author":{"name":"Simon Pilgrim","email":"5d82cab8c849387bc8a42783c2e56535c94fed74@redking.me.uk"},"message":"[X86][SSE] Added vector sdiv combine tests\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285112 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/09845fdead5e1f6641fb55a4fb7f1aa4c1a3b46b"},{"sha":"413fdf3b7f25bce26d8e585acafba53da8bc5f6a","author":{"name":"Guozhi Wei","email":"fa2c8a68ef61a022049a2fc302b6b1fbfab6b52f@google.com"},"message":"[InstCombine] Resubmit the combine of A->B->A BitCast and fix for pr27996\n\nThe original patch of the A->B->A BitCast optimization was reverted by r274094 because it may cause infinite loop inside compiler https://llvm.org/bugs/show_bug.cgi?id=27996.\n\nThe problem is with following code\n\nxB = load (type B); \nxA = load (type A); \n+yA = (A)xB; B -> A\n+zAn = PHI[yA, xA]; PHI \n+zBn = (B)zAn; // A -> B\nstore zAn;\nstore zBn;\n\noptimizeBitCastFromPhi generates\n\n+zBn = (B)zAn; // A -> B\n\nand expects it will be combined with the following store instruction to another\n\nstore zAn \n\nUnfortunately before combineStoreToValueType is called on the store instruction, optimizeBitCastFromPhi is called on the new BitCast again, and this pattern repeats indefinitely.\n\noptimizeBitCastFromPhi only generates BitCast for load/store instructions, only the BitCast before store can cause the reexecution of optimizeBitCastFromPhi, and BitCast before store can easily be handled by InstCombineLoadStoreAlloca.cpp. So the solution to the problem is if all users of a CI are store instructions, we should not do optimizeBitCastFromPhi on it. Then optimizeBitCastFromPhi will not be called on the new BitCast instructions.\n\nDifferential Revision: https://reviews.llvm.org/D23896\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285116 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/413fdf3b7f25bce26d8e585acafba53da8bc5f6a"},{"sha":"baad275225231448e69160dd56438caca4f2291b","author":{"name":"Simon Pilgrim","email":"5d82cab8c849387bc8a42783c2e56535c94fed74@redking.me.uk"},"message":"[DAGCombiner] Enable sdiv(x.y) -> udiv(x,y) combine for vectors\n\nSelectionDAG::SignBitIsZero (via SelectionDAG::computeKnownBits) has supported vectors since rL280927\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285118 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/baad275225231448e69160dd56438caca4f2291b"},{"sha":"b4f0b6e6d3a2d00370441409d89be0c88188c734","author":{"name":"Simon Pilgrim","email":"5d82cab8c849387bc8a42783c2e56535c94fed74@redking.me.uk"},"message":"[X86][SSE] Added vector urem combine tests\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285119 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/b4f0b6e6d3a2d00370441409d89be0c88188c734"},{"sha":"4864d89affbad659862b5fc41451ed20a7b03406","author":{"name":"Simon Pilgrim","email":"5d82cab8c849387bc8a42783c2e56535c94fed74@redking.me.uk"},"message":"[X86][SSE] Added vector srem combine tests\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@285121 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/sbc100/llvm/commits/4864d89affbad659862b5fc41451ed20a7b03406"}]}
{"actor":{"display_login":"sbc100"}}