{"push_id":1280874639,"size":10,"distinct_size":9,"ref":"refs/heads/master","head":"ae1725536982d8f70ae7d05249cfe0816aaa1cb7","before":"37007d14225a95e22cb362ec19ce0a48b06a2f04","commits":[{"sha":"5bcf84687dab4ac3710e8bed415cf8e15d26087b","author":{"name":"James Y Knight","email":"93fbb355e3e9238281a03d3bc43fb43d532f4d63@google.com"},"message":"[Sparc] Mark i128 shift libcalls unavailable in 32-bit mode.\n\nRecently, llvm wants to emit calls to these functions, while it didn't\nseem to be an issue before. Not sure why. Nor do I know why only these\nthree are important to disable, out of all of the i128 libcalls.\n\nNevertheless, many other targets have this snippet of code, so, just\ncopying it to sparc as well, to unbreak things.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@280537 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":false,"url":"https://api.github.com/repos/jvesely/llvm/commits/5bcf84687dab4ac3710e8bed415cf8e15d26087b"},{"sha":"7ded123a0342e64e4ec6f102aa25ded6b760dff3","author":{"name":"Jan Vesely","email":"d1857f189d27309d4ee686c3c524179c94b3bd87@rutgers.edu"},"message":"DAG: Dump offending operand when legalizing ops\n\nSigned-off-by: Jan Vesely <jan.vesely@rutgers.edu>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/7ded123a0342e64e4ec6f102aa25ded6b760dff3"},{"sha":"0541256185504e0684c1f28dd371032f1a1077ab","author":{"name":"Jan Vesely","email":"d1857f189d27309d4ee686c3c524179c94b3bd87@rutgers.edu"},"message":"AMDGPU/EG: Limit FMA to EG+ with FP64 hw.\n\nv2: subtarget is now a pointer\n\nfixup nested predicates\n\nSigned-off-by: Jan Vesely <jan.vesely@rutgers.edu>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/0541256185504e0684c1f28dd371032f1a1077ab"},{"sha":"8ffcc40d64ac09765f2d182c09390b8bace0a4cb","author":{"name":"Jan Vesely","email":"d1857f189d27309d4ee686c3c524179c94b3bd87@rutgers.edu"},"message":"AMDGPU/SI: Expand i64 ADDC/ADDE on SI\n\nFixes test/CodeGen/Generic/2011-07-07-ScheduleDAGCrash.ll on amdgpu\n\nSigned-off-by: Jan Vesely <jan.vesely@rutgers.edu>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/8ffcc40d64ac09765f2d182c09390b8bace0a4cb"},{"sha":"62ec2494992d53c7d203fabe56c5e3382a15f7e6","author":{"name":"Jan Vesely","email":"920a1c8f6e6b386df319dedd9f18b51edcc07ad2@gmail.com"},"message":"AMDGPU: split ret/noret patterns for global atomics\n\nSigned-off-by: Jan Vesely <jano.vesely@gmail.com>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/62ec2494992d53c7d203fabe56c5e3382a15f7e6"},{"sha":"9a0d55014893944db8116755bf1d60d141f8c9e2","author":{"name":"Jan Vesely","email":"920a1c8f6e6b386df319dedd9f18b51edcc07ad2@gmail.com"},"message":"WIP: AMDGPU/R600: Add HWID instruction\n\nSigned-off-by: Jan Vesely <jano.vesely@gmail.com>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/9a0d55014893944db8116755bf1d60d141f8c9e2"},{"sha":"9e1175502df8e42444fc6c50d758bae46fbfe130","author":{"name":"Jan Vesely","email":"d1857f189d27309d4ee686c3c524179c94b3bd87@rutgers.edu"},"message":"WIP: ADMGPU/EG: Add global atomics\n\nSigned-off-by: Jan Vesely <jano.vesely@gmail.com>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/9e1175502df8e42444fc6c50d758bae46fbfe130"},{"sha":"c955bee72544f5cc16ff82bb9bbca243e05b377a","author":{"name":"Jan Vesely","email":"d1857f189d27309d4ee686c3c524179c94b3bd87@amd.com"},"message":"AMDGPU: Custom lower FP_TO_FP16 for f64","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/c955bee72544f5cc16ff82bb9bbca243e05b377a"},{"sha":"abd25f7d7d9521a6387f4caea48809a27eead294","author":{"name":"Jan Vesely","email":"d1857f189d27309d4ee686c3c524179c94b3bd87@rutgers.edu"},"message":"ADMGPU/R600: Move KCache selection to DAGCombiner\n\nThis way it can handle laods from implicitarg.ptr\n\nSigned-off-by: Jan Vesely <jan.vesely@rutgers.edu>","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/abd25f7d7d9521a6387f4caea48809a27eead294"},{"sha":"ae1725536982d8f70ae7d05249cfe0816aaa1cb7","author":{"name":"Jan Vesely","email":"d1857f189d27309d4ee686c3c524179c94b3bd87@rutgers.edu"},"message":"TLI: Add option to generate dependent stores in scalarization.\n\nThis is used by targets (like r600) that do RMW for truncating stores.\nFixes R600 regressions since r274397\n\nDifferential Revision: https://reviews.llvm.org/D23979","distinct":true,"url":"https://api.github.com/repos/jvesely/llvm/commits/ae1725536982d8f70ae7d05249cfe0816aaa1cb7"}]}
{"actor":{"display_login":"jvesely"}}