{"ref":"master","ref_type":"branch","master_branch":"master","description":"32 bit computer with byte addressable; L1 Data cache with 1024 sets and 4 way set associative with 32 Bytes line size implemented with LRU algorithm and Write-back.","pusher_type":"user"}
{"actor":{"display_login":"hemanttulimilli"}}