{"push_id":1022931274,"size":181,"distinct_size":181,"ref":"refs/heads/i965-fp64","head":"7bc104bba291fa7cbe52cf7f5f1f9125bdba419f","before":"3deadf557ce2bb004f7408a5d494485df726c365","commits":[{"sha":"8fff8fccf2c6e64d571d9d08599a5fb3407b07d8","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir: handle different bit sizes when constant folding\n\nv2: Use the bit-size information from the opcode information if defined (Iago)\n\nv3: Use helpers to get type size and base type of nir_alu_type enum (Sam)\n\nv4: Do not fallback to sized types to guess bit-size information. (Jason)\n\nSigned-off-by: Iago Toral Quiroga <itoral@igalia.com>\n\nFIXME: This should be squashed into the previous commit so we don't break\nthe build. The break happens because the python script that generates the\nconstant folding pass does not know how to handle the sized types introduced\nby the previous commit until this patch, so it ends up generating code with\ninvalid types. Keep it separated for review purposes.","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/8fff8fccf2c6e64d571d9d08599a5fb3407b07d8"},{"sha":"3c51aeb8d247a0e790cbadf9aefcfd449fe88c18","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965: fix brw_type_for_nir_type() for sized types\n\nThis should only see sized types, but we can't make that change\nuntil we make sure that nir uses the sized versions in all the\nrelevant places. A later commit will address this.","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/3c51aeb8d247a0e790cbadf9aefcfd449fe88c18"},{"sha":"b527e4314c26a8620308739b21700bff731e8312","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"i965: fix brw_glsl_base_type_for_nir_type() for sized types\n\nThis should only see sized types, but we can't do that until we have fixed NIR\nand the driver to make this happen. A later commit will address this.","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/b527e4314c26a8620308739b21700bff731e8312"},{"sha":"9aa55d5585e780e74c3c5dcccbce0118b2ee14e3","author":{"email":"a847aabaac44184372f6b1cd1a59aa254daaeb0b@igalia.com","name":"Iago Toral Quiroga"},"message":"vc4: adapt to new sized alu types\n\nNot tested.\n\nv2 (Sam):\n- Add helper to get base type from nir_alu_type enum.\n\nCC: Eric Anholt <eric@anholt.net>","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/9aa55d5585e780e74c3c5dcccbce0118b2ee14e3"},{"sha":"0967ecce4a77b005347373978d4a1e94280e967b","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir: add nir_src_bit_size() helper\n\nv2: use a ternary (Jason)","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/0967ecce4a77b005347373978d4a1e94280e967b"},{"sha":"57abb8f75e1bbdb291492144872032c418b41808","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir: add nir_dest_bit_size() helper\n\nv2: use a ternary (Jason)","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/57abb8f75e1bbdb291492144872032c418b41808"},{"sha":"572fbfa34b87c74a14ab64298a9063ac9dc290b3","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir: add a bit_size parameter to nir_ssa_dest_init\n\nv2: Squash multiple commits addressing the new parameter in different\n    files so we don't break the build (Iago)\n\nv3: Fix tgsi (Samuel)\n\nv4: Fix nir_clone.c (Samuel)\n\nv5: Fix vc4 and freedreno (Iago)\n\nv6 (Sam)\n- Fix build errors in nir_lower_indirect_derefs\n- Use helper to get type size from nir_alu_type.\n\nCC: Eric Anholt <eric@anholt.net>\nCC: Rob Clark <robdclark@gmail.com>\n\nSigned-off-by: Iago Toral Quiroga <itoral@igalia.com>\nSigned-off-by: Samuel Iglesias Gonsalvez <siglesias@igalia.com>\nTested-by: Rob Clark <robdclark@gmail.com>","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/572fbfa34b87c74a14ab64298a9063ac9dc290b3"},{"sha":"f3b49395711f99dfc545a3294c4170d7f4a5f103","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir/from_ssa: adapt to different bit sizes","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/f3b49395711f99dfc545a3294c4170d7f4a5f103"},{"sha":"cfdb032f4eeb6c85a149e22de90d9fb0cd86b2e1","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir/locals_to_regs: adapt to different bit sizes","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/cfdb032f4eeb6c85a149e22de90d9fb0cd86b2e1"},{"sha":"8bc78da18ca02fa0655d51eb832643754dd66fda","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir/vars_to_ssa: adapt to different bit sizes","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/8bc78da18ca02fa0655d51eb832643754dd66fda"},{"sha":"74f030448c6a1cc3db5363e52c5d170d4b01b6c2","author":{"email":"71178acffcc112b21e5858656e5751f5e4aa9364@gmail.com","name":"Connor Abbott"},"message":"nir/lower_vec: adapt to different bit sizes","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/74f030448c6a1cc3db5363e52c5d170d4b01b6c2"},{"sha":"3e866d3f4131e66fb1b0900ca5f26cd6f6d6f843","author":{"email":"a847aabaac44184372f6b1cd1a59aa254daaeb0b@igalia.com","name":"Iago Toral Quiroga"},"message":"nir/lower_to_source_mods: Handle different bit sizes\n\nv2 (Sam):\n- Use helper to get base type from nir_alu_type.","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/3e866d3f4131e66fb1b0900ca5f26cd6f6d6f843"},{"sha":"112563df5de39be95357312e61e9b813903432f4","author":{"email":"a847aabaac44184372f6b1cd1a59aa254daaeb0b@igalia.com","name":"Iago Toral Quiroga"},"message":"nir/lower_tex: fix get_zero_or_one() to use sized types\n\nv2 (Sam):\n- Use helper to get type size from nir_alu_type enum.","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/112563df5de39be95357312e61e9b813903432f4"},{"sha":"551a471fd5a6ad8af7a8594923ef3c41f397b63d","author":{"email":"a847aabaac44184372f6b1cd1a59aa254daaeb0b@igalia.com","name":"Iago Toral Quiroga"},"message":"nir/lower_tex: fix get_texture_size() to use sized types","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/551a471fd5a6ad8af7a8594923ef3c41f397b63d"},{"sha":"06f93081236538ebfb561f98d4cab2077041c006","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir: propagate bitsize information in nir_search\n\nWhen we replace an expresion we have to compute bitsize information for the\nreplacement. We do this in two passes to validate that bitsize information\nis consistent and correct: first we propagate bitsize from child nodes to\nparent, then we do it the other way around, starting from the original's\ninstruction destination bitsize.\n\nv2 (Iago):\n- Always use nir_type_bool32 instead of nir_type_bool when generating\n  algebraic optimizations. Before we used nir_type_bool32 with constants\n  and nir_type_bool with variables.\n- Fix bool comparisons in nir_search.c to account for bitsized types.\n\nv3 (Sam):\n- Unpack the double constant value as unsigned long long (8 bytes) in\nnir_algrebraic.py.\n\nv4 (Sam):\n- Use helpers to get type size and base type from nir_alu_type.\n\nSigned-off-by: Iago Toral Quiroga <itoral@igalia.com>\nSigned-off-by: Samuel Iglesias Gonsálvez <siglesias@igalia.com>","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/06f93081236538ebfb561f98d4cab2077041c006"},{"sha":"1288bfb4c47d23272eed4a5437a46612a3fc1e18","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir/glsl_to_nir: support doubles","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/1288bfb4c47d23272eed4a5437a46612a3fc1e18"},{"sha":"dbae6f419931a4c1f547e241f9a20644cb4a7494","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir/print: print the bitsize of registers and SSA defs","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/dbae6f419931a4c1f547e241f9a20644cb4a7494"},{"sha":"de496d241013b6c955a289ffd3649a2a6bd4d1ba","author":{"email":"1948e91ee7852f22bc880d172a32ffca98fb60fa@igalia.com","name":"Andres Gomez"},"message":"nir/print: Adds support for printing double typed consts","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/de496d241013b6c955a289ffd3649a2a6bd4d1ba"},{"sha":"b1f72bbe1740c735eb4764c1f4525f2f8a3b7cb0","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir: add support for printing double immediates","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/b1f72bbe1740c735eb4764c1f4525f2f8a3b7cb0"},{"sha":"ac299ae289cf38372c4c3c88236acbe5b9ad32bc","author":{"email":"99c5849d46b9d5d9781f7baa7735ff66305c63a7@intel.com","name":"Connor Abbott"},"message":"nir: handle doubles in nir_deref_get_const_initializer_load()","distinct":true,"url":"https://api.github.com/repos/Igalia/mesa/commits/ac299ae289cf38372c4c3c88236acbe5b9ad32bc"}]}