{"push_id":1136132992,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"712a1b3495c35300aae0991d4b673981047cc244","before":"6f2c220026dc59c126bd5efe32a6ea0f0d417338","commits":[{"sha":"712a1b3495c35300aae0991d4b673981047cc244","author":{"name":"Marko Zec","email":"71a5b904653ddf51f4ffb4202bbb68c439bba2e6@fer.hr"},"message":"Bump CoreMark/MHz and DMIPS/MHz scores to reflect byte / half word\nwrite performance improvements with new data cache.\n\nWhile here, add cache configuration options to the list of popular\ngeneric tunables.","distinct":true,"url":"https://api.github.com/repos/f32c/f32c/commits/712a1b3495c35300aae0991d4b673981047cc244"}]}
{"actor":{"display_login":"gornjas"}}