{"push_id":1394324747,"size":1,"distinct_size":1,"ref":"refs/heads/master","head":"21a355c9f665d930e0e1c5cda8540efffad8d000","before":"7a5515e6796655dfaa65e5fd0f9913b413768972","commits":[{"sha":"21a355c9f665d930e0e1c5cda8540efffad8d000","author":{"name":"Apoorv Garg","email":"7ec96f841503af6eac253a92cea360b4b1c3bc97@gmail.com"},"message":"Delete sramLut4.v","distinct":true,"url":"https://api.github.com/repos/apoorvgarg10/3X3-FPGA-implementation-in-Verilog-HDL/commits/21a355c9f665d930e0e1c5cda8540efffad8d000"}]}
{"actor":{"display_login":"apoorvgarg10"}}