{"push_id":1222591636,"size":110,"distinct_size":110,"ref":"refs/heads/amd-common","head":"3d4ad3b5e062f461a163768968ca4255aa5197a9","before":"549f2a1b7821d4dae9e77c92da093f32de219617","commits":[{"sha":"4cd349418b67286e2bff334d6cfc77da74e3a21d","author":{"name":"Sean Silva","email":"bbc85bd3e7209768ba47b13d44075df79c32c31f@gmail.com"},"message":"Fix : Partial Inliner requires AssumptionCacheTracker\n\nThe public InlineFunction utility assumes that the passed in\nInlineFunctionInfo has a valid AssumptionCacheTracker.\n\nPatch by River Riddle!\n\nDifferential Revision: https://reviews.llvm.org/D22706\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276609 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/4cd349418b67286e2bff334d6cfc77da74e3a21d"},{"sha":"9728cbe338bd3f032ab62e503a070f65836b5b95","author":{"name":"Sean Silva","email":"bbc85bd3e7209768ba47b13d44075df79c32c31f@gmail.com"},"message":"Cleanup : Reformat PartialInliner.cpp to have current LLVM style conventions\n\nModify the variable names and code style to be that of modern LLVM.\n\nPatch by River Riddle!\n\nDifferential Revision: https://reviews.llvm.org/D22743\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276610 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/9728cbe338bd3f032ab62e503a070f65836b5b95"},{"sha":"4631a8fc05d6ca1bf29ff76b0268c0429eef82cb","author":{"name":"Craig Topper","email":"6a75d0b5116f69c017582fb3bf52b5bed0a243c0@gmail.com"},"message":"[AVX512] Cleanup FMA operand order in patterns to match the VEX versions and to really be 213, 231, and 132.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276613 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/4631a8fc05d6ca1bf29ff76b0268c0429eef82cb"},{"sha":"f7a97814566931648ba4ddde03391dbccef9364d","author":{"name":"Craig Topper","email":"6a75d0b5116f69c017582fb3bf52b5bed0a243c0@gmail.com"},"message":"[AVX512] Add some additional patterns so that we can fold broadcast loads in the first argument of an FMADD/FMSUB/FNMADD/FNMSUB/FMADDSUB/FMSUBADD node. Also add patterns to support all combinations of the broadcast input and the preserved input for masked versions.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276614 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/f7a97814566931648ba4ddde03391dbccef9364d"},{"sha":"70e47023d4049c455705e79397dd7999f28a0e3d","author":{"name":"Craig Topper","email":"6a75d0b5116f69c017582fb3bf52b5bed0a243c0@gmail.com"},"message":"[AVX512] Add load folding support for the unmasked forms of the FMA instructions.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276615 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/70e47023d4049c455705e79397dd7999f28a0e3d"},{"sha":"161eae56706fb6d6315ba8205cd4a06e4a5d5d27","author":{"name":"Sam Parker","email":"1d454d7a6a3542abcdf7947ba28175898f1621d2@arm.com"},"message":"[ARM] Enable ISel of SMMLS for ARM and Thumb2\n\nUse ISelDAGToDAG to recognise the SMMLS instruction pattern.\n\nDifferential Revision: https://reviews.llvm.org/D22562\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276624 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/161eae56706fb6d6315ba8205cd4a06e4a5d5d27"},{"sha":"bd88ec148be6b373607d4b832067555ca4eacadc","author":{"name":"Sam Parker","email":"1d454d7a6a3542abcdf7947ba28175898f1621d2@arm.com"},"message":"[ARM] Small refactor of Thumb2 SMLA insts\n\nFollow up to r276624. Changes bits 22-20 to be parameters to\ninstruction class.\n\nDifferential Revision: https://reviews.llvm.org/D22562\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276626 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/bd88ec148be6b373607d4b832067555ca4eacadc"},{"sha":"7c2e5df7c38b0ef26cbea372a8e9a2460deeb691","author":{"name":"Simon Dardis","email":"2cadd7fe860cffe179363c66eef45424daae0f62@imgtec.com"},"message":"[mips] Optimize materialization of i64 constants\n\nAvoid MipsAnalyzeImmediate usage if the constant fits in an 32-bit\ninteger. This allows us to generate the same instructions for the\nmaterialization of the same constants regardless the width of their\ntype.\n\nPatch by: Vasileios Kalintiris\n\nContributions by: Simon Dardis\n\nReviewers: Daniel Sanders\n\nDifferential Review: https://reviews.llvm.org/D21689\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276628 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/7c2e5df7c38b0ef26cbea372a8e9a2460deeb691"},{"sha":"d23d98f02ebfff60ba2bfa54afe3329599e3b1b8","author":{"name":"Sam Parker","email":"1d454d7a6a3542abcdf7947ba28175898f1621d2@arm.com"},"message":"[ARM] Improve longMAC codegen test\n\nAdded thumb targets and dataflow checks to the longMAC test.\n\nDifferential Revision: https://reviews.llvm.org/D22684\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276629 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/d23d98f02ebfff60ba2bfa54afe3329599e3b1b8"},{"sha":"94d45176f888a0dc23c5a50caa973ed12d48efcd","author":{"name":"Krzysztof Parzyszek","email":"40979b2c4eb65586fe7bead22e2c9fb24795e47a@codeaurora.org"},"message":"[Hexagon] Add target feature to generate long calls\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276638 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/94d45176f888a0dc23c5a50caa973ed12d48efcd"},{"sha":"feca1dba45c84a46e568b49ba2f7f0846c70a8b2","author":{"name":"Wei Mi","email":"c77d6dffe63766859d9d83edee9c8fc3837b0318@google.com"},"message":"Remove useless pass from the pipeline in test/Analysis/Dominators/2007-01-14-BreakCritEdges.ll.\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276644 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/feca1dba45c84a46e568b49ba2f7f0846c70a8b2"},{"sha":"2dc29c889e490dffb3d5510424a6cf8b0dd2298d","author":{"name":"Elena Demikhovsky","email":"a5bf1505a6ca1b2177352565575bf863323b7e61@intel.com"},"message":"AVX-512: Fixed [US]INT_TO_FP selection for i1 vectors.\nIt failed with assertion before this patch.\n\nDifferential Revision: https://reviews.llvm.org/D22735\n\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276648 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/2dc29c889e490dffb3d5510424a6cf8b0dd2298d"},{"sha":"04a86972bada526268dbce09692395d57d5e8107","author":{"name":"Jordan Rose","email":"92520b00b4dfdc269f73534aec3bca632e7dd331@apple.com"},"message":"StringSwitch cannot be copied or moved.\n\n...but most importantly, it cannot be used well with 'auto', because\nthe inferred type is StringSwitch rather than the result type. This\nis a problem because StringSwitch stores addresses of temporary\nvalues rather than copying or moving the value into its own storage.\n\nChanging this uncovered the bug in PassBuilder, also in this patch.\nClang doesn't seem to have any occurrences of the issue.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276652 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/04a86972bada526268dbce09692395d57d5e8107"},{"sha":"8a39975ebd31e1974fe75be223d9bbe090628304","author":{"name":"Joel Jones","email":"73383bd1006ed3e308b9121fd9060dd8ecb30e2b@gmail.com"},"message":"MC] Provide an MCTargetOptions to implementors of MCAsmBackendCtorTy, NFC\n\nSome targets, notably AArch64 for ILP32, have different relocation encodings\nbased upon the ABI. This is an enabling change, so a future patch can use the\nABIName from MCTargetOptions to chose which relocations to use. Tested using\ncheck-llvm.\n\nThe corresponding change to clang is in: http://reviews.llvm.org/D16538\n\nPatch by: Joel Jones\n\nDifferential Revision: https://reviews.llvm.org/D16213\n\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276654 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/8a39975ebd31e1974fe75be223d9bbe090628304"},{"sha":"480806f7b14897fe58a696b38b4fb05fdbf5b0a8","author":{"name":"Daniel Berlin","email":"54b4a687517e475708a161f0f6cfd28699c2d0f0@dberlin.org"},"message":"NFC: Refactor GVNHoist class so not everything is public\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276657 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/480806f7b14897fe58a696b38b4fb05fdbf5b0a8"},{"sha":"9ad9fd46e081a54aa253d57fc8343d87a229c5ad","author":{"name":"Daniel Berlin","email":"54b4a687517e475708a161f0f6cfd28699c2d0f0@dberlin.org"},"message":"Fix N^2 instruction ordering comparisons in GVNHoist.\nThis fixes GVNHoist's portion of PR28670.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276658 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/9ad9fd46e081a54aa253d57fc8343d87a229c5ad"},{"sha":"c0eeb4bf36230613929470cc0067e4cc0e7368b1","author":{"name":"Jordan Rose","email":"92520b00b4dfdc269f73534aec3bca632e7dd331@apple.com"},"message":"Revert \"StringSwitch cannot be copied or moved.\"\n\nThis reverts commit r276652. The clang-query tool is currently\nrelying on this behavior. I'll try again later.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276661 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/c0eeb4bf36230613929470cc0067e4cc0e7368b1"},{"sha":"d1e02cb9b31bdd5d3b4ec7c344978a72bdbda290","author":{"name":"Daniel Berlin","email":"54b4a687517e475708a161f0f6cfd28699c2d0f0@dberlin.org"},"message":"NFC: Make a few asserts in GVNHoist do the same thing, but cheaper.\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276662 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/d1e02cb9b31bdd5d3b4ec7c344978a72bdbda290"},{"sha":"3757ea80f3b6e626835d1cff733085be4e4152f1","author":{"name":"Simon Pilgrim","email":"5d82cab8c849387bc8a42783c2e56535c94fed74@redking.me.uk"},"message":"[X86][SSE] Added 2048-bit vector comparison tests\n\nUpper limit of what can be held in a <32 x i8> result\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276666 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/3757ea80f3b6e626835d1cff733085be4e4152f1"},{"sha":"7e6a25847643192f58b59ff7436f0b3e11c743d1","author":{"name":"Justin Bogner","email":"3b8e10480754ba93523db5dc4626a5f001e54bb7@justinbogner.com"},"message":"cmake: When adding lit testsuites, ignore Output directories\n\nWith in-tree builds we can get Output directories scattered among our\ntests. Recursing into those to find tests doesn't make sense.\n\nThanks to nlewycky for noticing this!\n\ngit-svn-id: https://llvm.org/svn/llvm-project/llvm/trunk@276667 91177308-0d34-0410-b5e6-96231b3b80d8","distinct":true,"url":"https://api.github.com/repos/RadeonOpenCompute/llvm/commits/7e6a25847643192f58b59ff7436f0b3e11c743d1"}]}
{"actor":{"display_login":"tstellarAMD"}}