{"push_id":1018842797,"size":21,"distinct_size":21,"ref":"refs/heads/UDK2015","head":"b648b5b593f3c6d030b93b735de45fecbe998a4d","before":"47663895552af31e48b93aef0b295fb30178041a","commits":[{"sha":"652fc9eb0fb8af736813ea4a14a0d5a23427cd53","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Architectural MSR include file\n\nAdd Architectural MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-1.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 04c980a6305c7ae61fc4649ffbf8333e5cb7f188)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/652fc9eb0fb8af736813ea4a14a0d5a23427cd53"},{"sha":"e4a7d84c4af02a9fe8aa984853ffc308bad2a705","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Core 2 MSR include file\n\nAdd Core 2 MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-2.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 63f3a74dd91c50b5c92158ccc7f75fee75f38421)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/e4a7d84c4af02a9fe8aa984853ffc308bad2a705"},{"sha":"af182753a5043bd048b9a444ab6ee8f880306e21","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Atom MSR include file\n\nAdd Atom MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-3.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit a646000f9b2aa608938a231bf1cc64e17648c521)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/af182753a5043bd048b9a444ab6ee8f880306e21"},{"sha":"bc1a44849413e2486529e0a699de88f52034bc0e","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Silvermont MSR include file\n\nAdd Silvermont MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-4.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 053a6ae991b590a03f6f31ae4833f79feb260220)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/bc1a44849413e2486529e0a699de88f52034bc0e"},{"sha":"a7cc5cb494ddd53884a045f9d2d77cccb42c7c5f","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Nehalem MSR include file\n\nAdd Nehalem MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-5.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit bd946618a078b0479ae13b55d1209f5618980818)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/a7cc5cb494ddd53884a045f9d2d77cccb42c7c5f"},{"sha":"a9d66276a67eeef1af97cc44af079f92d539a7f6","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Xeon 5600 MSR include file\n\nAdd Xeon 5600 MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-6.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit c5d7b07abb73e5671d8db7c853f698340481a08e)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/a9d66276a67eeef1af97cc44af079f92d539a7f6"},{"sha":"522387dc9133796d63fdbb2aadbac7b5082d46c8","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Xeon E7 MSR include file\n\nAdd Xeon E7 MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-7.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit ebb74e4a3c4cd159cdd2253317e63b84c08ef050)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/522387dc9133796d63fdbb2aadbac7b5082d46c8"},{"sha":"ed27287313971a5b8644765ae64f0425c860d393","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Sandy Bridge MSR include file\n\nAdd Sandy Bridge MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-8.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit dc5d621c60f29cedf382f7ae4c91cf268aaa7176)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/ed27287313971a5b8644765ae64f0425c860d393"},{"sha":"5aad08dcd71af238ca2050453f8da995f21665e6","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Ivy Bridge MSR include file\n\nAdd Ivy Bridge MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-9.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 84ada87c6b1f40a5f24af8fb9acb2d032d33674c)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/5aad08dcd71af238ca2050453f8da995f21665e6"},{"sha":"2d46ee35680ff2a6fd9f976f33806ef7a7ae978b","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Haswell MSR include file\n\nAdd Haswell MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-10.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 7ae88a6295edfd45793097783b8a057519798328)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/2d46ee35680ff2a6fd9f976f33806ef7a7ae978b"},{"sha":"4e390ca4f361650823d7ad738c7f4a29e3a4bef0","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Haswell-E MSR include file\n\nAdd Haswell-E MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-11.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit c67b579cd6169d8293376fd84de4e9596d3ddd1b)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/4e390ca4f361650823d7ad738c7f4a29e3a4bef0"},{"sha":"f0753a837bc17156c60f4098de9255547fb41d57","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Broadwell MSR include file\n\nAdd Broadwell MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-12.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit d57201c0a3f201c75d295fab9e1f1110dd09256f)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/f0753a837bc17156c60f4098de9255547fb41d57"},{"sha":"7e3977fe90421e4cab2c878294bc07a10f7f3ea0","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Xeon Processor D MSR include file\n\nAdd Xeon Processor D MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-13.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 54307cea18916474edf3080e3102ca8df3c0fa33)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/7e3977fe90421e4cab2c878294bc07a10f7f3ea0"},{"sha":"53c013d297e22c567c4851684a165bebd5989901","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Skylake MSR include file\n\nAdd Skylake MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-14.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 6b55a245f133d045af4263b093278c2026196f21)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/53c013d297e22c567c4851684a165bebd5989901"},{"sha":"51b6641116604c1b54a1690384d199239d467a9b","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Xeon Phi MSR include file\n\nAdd Xeon Phi MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-15.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 3adf6316608d7701757f05f87fe855e39e2245ef)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/51b6641116604c1b54a1690384d199239d467a9b"},{"sha":"ce0bb3337713b280d8607a61eeb669947922ac00","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Pentium 4 MSR include file\n\nAdd Pentium 4 MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-16.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit f4d9afde4c5b173ba7e143d50f1489bb94c5b80b)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/ce0bb3337713b280d8607a61eeb669947922ac00"},{"sha":"80f940e56e85bda9eec68587fd2f6493d9526fb2","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Core Solo/Duo MSR include file\n\nAdd Core Solo/Duo MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-17.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit e0d87abe8f7d135837af4447450e3892d5ec9104)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/80f940e56e85bda9eec68587fd2f6493d9526fb2"},{"sha":"cb82e41ee4ef3e4005b788b8b25e4f970b7cf05e","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Pentium M MSR include file\n\nAdd Pentium M MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-18.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 83d4e58cb0a79eaa28f20d76814e27916edbc4a6)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/cb82e41ee4ef3e4005b788b8b25e4f970b7cf05e"},{"sha":"e6e1efcea48ba1aa69a510a00fd5373253d72e5c","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add P6 MSR include file\n\nAdd P6 MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-19.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit 8e6bff887588c956f9b646e7ad78c173fa50fc0a)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/e6e1efcea48ba1aa69a510a00fd5373253d72e5c"},{"sha":"f364f08442a6800580efbb33deee775a67cd71b1","author":{"email":"fd20bc543a9f65bb633fac7d08a403c1f1c8eb6c@intel.com","name":"Michael Kinney"},"message":"UefiCpuPkg/Include: Add Pentium MSR include file\n\nAdd Pentium MSRs from:\nIntel(R) 64 and IA-32 Architectures Software Developer's\nManual, Volume 3, December 2015, Chapter 35\nModel-Specific-Registers (MSR), Section 35-20.\n\nCc: Jeff Fan <jeff.fan@intel.com>\nCc: Jiewen Yao <jiewen.yao@intel.com>\nContributed-under: TianoCore Contribution Agreement 1.0\nSigned-off-by: Michael Kinney <michael.d.kinney@intel.com>\nReviewed-by: Jeff Fan <jeff.fan@intel.com>\n(cherry picked from commit a1e8e34d745cbf770db002e0596e714bd64e6056)","distinct":true,"url":"https://api.github.com/repos/tianocore/edk2/commits/f364f08442a6800580efbb33deee775a67cd71b1"}]}