{"repository":{"description":"A MIPS 5-Stage Pipeline CPU design from ground up. (for Spartan-3E Starter Kit Board)","homepage":"","watchers":2,"stargazers":2,"forks":0,"fork":false,"size":156,"owner":"AquarHEAD","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-04-22T09:13:46-07:00","pushed_at":"2013-04-22T22:55:07-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Lou Xun / 楼洵","company":"Team.TeaWhen x Corneround","blog":"http://about.aquarhead.me","location":"Hangzhou, China","email":"61012b60505f26604a37e67f8d7f029dd7220a03@gmail.com"},"url":"https://github.com/AquarHEAD/FiveStagePipeline/compare/6fb4c60c20...96c7ef5807"}