{"repository":{"description":"UHD modifications to run a CSMA MACs Clear Channel Assessment on the FPGA","watchers":0,"stargazers":0,"forks":0,"fork":true,"size":19161,"owner":"bastibl","private":false,"open_issues":0,"has_issues":false,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-10-22T06:49:15-07:00","pushed_at":"2013-10-31T05:59:57-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Bastian Bloessl","company":"University of Innsbruck","blog":"http://ccs-labs.org/~bloessl","location":"Innsbruck, Austria","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/bastibl/uhd_hw_cca/compare/06ece84ece...abdaf99b6f"}