{"repository":{"description":"논설실 기말 프로젝트","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":172,"owner":"Algy","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-06-17T05:35:18-07:00","pushed_at":"2013-06-17T15:33:01-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/Algy/LogicDesignHWUsingMyHDL/compare/4a125eaf15...c65fdc6081"}