{"repository":{"description":"All Logi specific HDL code (platform specific interface, extension boards, specific hdl, etc)","watchers":2,"stargazers":2,"forks":4,"fork":false,"size":417,"owner":"fpga-logi","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-03-10T08:04:45-07:00","pushed_at":"2014-01-01T14:02:03-08:00","master_branch":"master","organization":"fpga-logi"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/fpga-logi/Logi-hard/compare/94d5ba86d9...4ee79b98b2"}