{"repository":{"description":"A simple embedded logic analyzer intended for debugging of FPGA designs","homepage":"","watchers":1,"stargazers":1,"forks":2,"fork":false,"size":180,"owner":"manpen","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2012-02-20T13:11:56-08:00","pushed_at":"2013-05-21T12:12:45-07:00","master_branch":"master"},"actor_attributes":{"type":"User","location":"","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/nonsequitur/Embedded-Logic-Analyzer"}