{"repository":{"description":"Pipeline processor design","homepage":"","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":88,"owner":"junjieqian","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-09-01T13:56:09-07:00","pushed_at":"2013-09-01T13:56:11-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Junjie Qian","company":"Dept. of CSE, UNL","location":"Lincoln, NE","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/junjieqian/pipeline-processor-design"}