{"repository":{"description":"MIPS CPU written in Verilog","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":444,"owner":"jmahler","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-04-26T19:43:18-07:00","pushed_at":"2013-05-10T09:29:48-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Jeremiah Mahler","blog":"https://plus.google.com/101159326398579740638/about","location":"Chico, CA","email":"0c597d45353d741b4835ff5e56c2bc263abede5d@gmail.com"},"url":"https://github.com/jmahler/mips-cpu/compare/56d31515b9...2f6dd3a205"}