{"repository":{"description":"A Verilog Synthesis Regression Test","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":404,"owner":"cliffordwolf","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-07-05T13:36:49-07:00","pushed_at":"2013-07-11T09:34:32-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Clifford Wolf","blog":"http://www.clifford.at/","location":"Vienna","email":"b28e7ff75903c06de987a1eb75ea100a79c89e3a@clifford.at"},"url":"https://github.com/cliffordwolf/VlogHammer/compare/7d84d5f3ba...a57dabb232"}