{"repository":{"description":"","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":1228,"owner":"lushl9301","private":false,"open_issues":1,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-09-10T08:12:44-07:00","pushed_at":"2013-10-11T21:50:23-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Lu Shengliang","company":"Nanyang Technological University","location":"Singapore","email":"b3aec15fcbf7ca6ff47472cc06d90486d5e8bf6f@gmail.com"},"url":"https://github.com/lushl9301/verilog/compare/b274630a7d...66b24c81c6"}