{"repository":{"description":"this is processor design in VHDL","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":1320,"owner":"knsn1994","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-11-12T09:53:13-08:00","pushed_at":"2013-11-17T15:19:28-08:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Kunal Singhal","email":"ae6e26f14f039808bfa2497ad83686f2245bed4d@gmail.com"},"url":"https://github.com/knsn1994/processor/compare/9cafc001ee...10186fe67b"}