{"repository":{"description":"A clear and beautified MIPS pipelined blueprint, with a workable implementation.","homepage":"","watchers":1,"stargazers":1,"forks":0,"fork":false,"size":784,"owner":"pioneerlike","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-08-03T15:24:53-07:00","pushed_at":"2013-08-03T15:40:17-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Geng-Yu Lin","blog":"http://pio.tw/","location":"Taiwan","email":"13e890f6eac13611d406d72e9fc45df6522a69a6@gmail.com"},"url":"https://github.com/pioneerlike/MIPS-Blueprint"}