{"repository":{"description":"MIPS Like CPU (Five Stage Pipeline)","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":1172,"owner":"hchunhui","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-07-07T20:30:20-07:00","pushed_at":"2013-07-07T20:50:10-07:00","master_branch":"master"},"actor_attributes":{"type":"User","company":"USTC","location":"Hefei","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/hchunhui/mips-cpu/compare/9ed2303f94...9293781e8a"}