{"repository":{"description":"EE 677: VLSI CAD course project - Greedy algorithm for activity and task sheduling","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":0,"owner":"praveendath92","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Scilab","created_at":"2013-10-05T06:15:46-07:00","pushed_at":"2013-10-05T06:17:15-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Praveen Kumar Pendyala","blog":"http://www.praveenkumar.co.in/","location":"Mumbai","email":"d3a4a17a005686c349aeae1c66d68df23bcc7914@gmail.com"},"url":"https://github.com/praveendath92/EE-677_project/compare/master"}