{"repository":{"description":"Learning Verilog with Yosys","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":1000,"owner":"jameswalmsley","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Ruby","created_at":"2013-05-26T09:49:14-07:00","pushed_at":"2013-06-01T11:50:26-07:00","master_branch":"gh-pages"},"actor_attributes":{"type":"User","name":"James Walmsley","blog":"www.fullfat-fs.co.uk","location":"UK","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/jameswalmsley/yosys-blog/compare/85cfae3d0e...139706a7d7"}