{"repository":{"description":"基于硬件描述语言verilog的单周期精简指令集的处理器实现","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":488,"owner":"jiangzehua","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"C","created_at":"2013-12-13T18:26:08-08:00","pushed_at":"2013-12-13T18:30:49-08:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"jiangzehua","company":"usetc","blog":"git@github:jiangzehua","location":"china chengdu","email":"e8535531385ec3b9649654f29eb8cbaf453ffbb2@gmail.com"},"url":"https://github.com/jiangzehua/MIPSCPU/compare/master"}