{"repository":{"description":"","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":148,"owner":"itiut","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-05-25T08:12:07-07:00","pushed_at":"2013-05-28T17:00:47-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Yuichi TANIKAWA","company":"","blog":"http://d.hatena.ne.jp/itiut/","location":"Tokyo, Japan","email":"e59f27c016eee7ff9b790436c7aac45b3a1d0714@gmail.com"},"url":"https://github.com/itiut/VLSIArchitecture/compare/91374ebba8...c2fb699392"}