{"repository":{"description":"CRC16  in VHDL ","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":152,"owner":"JGINGIT","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-05-04T01:16:29-07:00","pushed_at":"2013-05-04T03:57:18-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"dc55eac0d54ae110c011aa4efbc153c27a0dca6a@gmail.com"},"url":"https://github.com/JGINGIT/CRC16_VHDL/compare/d432000f6d...bad4efb9c3"}