{"repository":{"description":"Enhanced 5-stage CPU core with several HW implementations","watchers":2,"stargazers":2,"forks":0,"fork":false,"size":240,"owner":"ineganov","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-05-30T02:38:20-07:00","pushed_at":"2013-09-07T11:49:02-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/ineganov/cpu_4/compare/c5d6d589ad...a704d09658"}