{"repository":{"description":"BSUIR Hardware VHDL design labs","watchers":0,"stargazers":0,"forks":1,"fork":false,"size":2544,"owner":"Lipotam","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-09-24T11:52:39-07:00","pushed_at":"2013-10-27T07:28:31-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/Lipotam/Hardware-design/compare/7a8f1c03df...a30bf41dfa"}