{"repository":{"description":"This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL","homepage":"https://github.com/BigEd/verilog-6502/wiki","watchers":6,"stargazers":6,"forks":1,"fork":true,"size":148,"owner":"BigEd","private":false,"open_issues":10,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2011-05-02T10:08:24-07:00","pushed_at":"2013-02-16T09:24:49-08:00","master_branch":"65Org16-master"},"actor_attributes":{"type":"User","name":"Mike English","company":"Atomic Object","blog":"http://www.atomicobject.com/","location":"Grand Rapids, MI","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/BigEd/verilog-6502"}