{"repository":{"description":"Diseño de Procesadores","homepage":"","watchers":0,"stargazers":0,"forks":1,"fork":false,"size":116,"owner":"jointjo","private":false,"open_issues":1,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-03-05T06:58:27-08:00","pushed_at":"2013-03-05T09:01:01-08:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"a83c018849b105a3e120d2db1ad06e5c7fad92ee@gmail.com"},"url":"https://github.com/jointjo/DDP/pull/1"}