{"repository":{"description":"auto generate verilog testbench file","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":608,"owner":"kdurant","private":false,"open_issues":1,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VimL","created_at":"2013-08-19T01:23:42-07:00","pushed_at":"2013-09-04T01:28:51-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/kdurant/verilog-testbench/tree/v2.4"}