{"repository":{"owner":"jwarchal","has_wiki":true,"created_at":"2013-02-01T08:41:59-08:00","description":"VHDL Single Cycle Processor Design for ECE 4440 at UVa.  Team Hichi!","watchers":0,"fork":false,"size":292,"open_issues":0,"pushed_at":"2013-02-05T13:38:23-08:00","stargazers":0,"forks":0,"has_issues":true,"private":false,"has_downloads":true},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/jwarchal/ADD_SingleCycle/compare/3115396b3a...a93b2cf527"}