{"repository":{"description":"L1 instruction and data cache","watchers":1,"stargazers":1,"forks":0,"fork":false,"size":408,"owner":"carpe-project","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2012-08-30T06:28:00-07:00","pushed_at":"2013-04-16T00:48:45-07:00","master_branch":"master","organization":"carpe-project"},"actor_attributes":{"type":"User","name":"Bhavishya Goel","company":"Chalmers University of Technology","location":"Gothenburg, Sweden","email":"1ed01e9f1e57304a075583fbb10663ea791aa5e8@gmail.com"},"url":"https://github.com/carpe-project/carpe-l1cache/compare/cfac1d3266...477fad3b0d"}