{"repository":{"description":"Coursework for the Imperial College VHDL & Logic Synthesis lecture 2013.","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":2052,"owner":"fabianschuiki","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"created_at":"2013-02-21T06:50:31-08:00","pushed_at":"2013-02-22T08:47:30-08:00","master_branch":"master"},"actor_attributes":{"name":"Fabian Schuiki","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709","type":"User"},"url":"https://github.com/fabianschuiki/IC-VHDL-Coursework/compare/f31dd2a21a...e7f121cce4"}