{"repository":{"description":"Agri Digital Divide project, stage 1 (Arduino)","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":528,"owner":"Mlvtrglvn","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Arduino","created_at":"2013-06-12T06:07:47-07:00","pushed_at":"2013-07-09T02:24:59-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/Mlvtrglvn/sermig-add-stage1/compare/timer"}