{"repository":{"description":"A VLIW soft processor in VHDL.","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":896,"owner":"hdhzero","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-03-01T10:17:14-08:00","pushed_at":"2013-05-24T17:25:56-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Hadley","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/hdhzero/Hivek/compare/a28e6b372f...91eaaaacb5"}