{"repository":{"description":"FPGA HDL Sources.","homepage":"datenkrake.org","watchers":1,"stargazers":1,"forks":0,"fork":true,"size":163,"owner":"nedos","private":false,"open_issues":0,"has_issues":false,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-07-03T03:06:05-07:00","pushed_at":"2013-08-09T10:41:44-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Dmitry Nedospasov","company":"","blog":"nedos.net","location":"Berlin","email":"a8cf97adadec4e1b734a39bc5aea71b5741cfca1@nedos.net"},"url":"https://github.com/nedos/ddk-fpga/compare/c068ca1049...c527a639d7"}