{"repository":{"description":"Fun with a 6502 and an FPGA.","homepage":"","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":140,"owner":"blark","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-11-04T12:47:35-08:00","pushed_at":"2013-11-04T13:20:55-08:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/blark/6502_verilog_src/compare/63af06500c...43a65782a5"}