{"repository":{"description":"","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":344,"owner":"DarrenStahl","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-12-05T22:03:26-08:00","pushed_at":"2013-12-06T13:46:51-08:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Hasith Vidanamadura","email":"27d5482eebd075de44389774fce28c69f45c8a75@vidanamadura.net"},"url":"https://github.com/DarrenStahl/FPGA-ToW/compare/85a4f2085b...13750f977c"}