{"repository":{"description":"native Verilog pcap, littletoe, bcd, xml and hash modules, with Icarus testbenches","homepage":"","watchers":6,"stargazers":6,"forks":2,"fork":false,"size":148,"owner":"shuckc","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2012-03-16T07:48:36-07:00","pushed_at":"2013-03-14T13:14:46-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/LapinAgile/verilog-utils"}