{"repository":{"description":"Using Verilog to implement the SIFT algorithm into an FPGA for small robotic situations","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":128,"owner":"nbrummel","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"created_at":"2013-12-14T13:07:11-08:00","pushed_at":"2013-12-14T13:08:15-08:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Nathan Brummel","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/nbrummel/SIFT-implementation-in-Verilog/compare/checkpoint-4"}