{"repository":{"watchers":0,"has_wiki":true,"owner":"Soupault","pushed_at":"2013-01-14T06:07:05-08:00","description":"pipelined SPDIF decoder and equalizer. verilog modules and tb's","stargazers":0,"forks":0,"language":"Verilog","fork":false,"size":20872,"has_issues":true,"has_downloads":true,"created_at":"2012-12-25T02:31:03-08:00","open_issues":0,"private":false},"actor_attributes":{"location":"Saint-Petersburg","type":"User","name":"Panfilov Egor","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/Soupault/EQ/compare/6de77c3478...7815e28d86"}