{"repository":{"description":"Design and simulate digital logic circuits of varying complexity.","watchers":73,"stargazers":73,"forks":6,"fork":false,"size":819,"owner":"ashleynewson","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"C","created_at":"2012-07-27T08:42:20-07:00","pushed_at":"2013-09-11T13:12:28-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Ashley Newson","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/ashleynewson/SmartSim/compare/development"}