{"repository":{"description":"Logical Analyzer VHDL design for the Digilent Spartan-3 board","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":92,"owner":"sidneycadot","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"created_at":"2012-12-15T03:42:25-08:00","pushed_at":"2013-11-17T04:23:15-08:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Sidney Cadot","company":"Jigsaw B.V.","location":"Delft, The Metherlands","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/sidneycadot/Spartan3-EventLogger/compare/3101ca9f5f...c670cbbc84"}