{"repository":{"description":"Create a tutorial for System Verilog","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":832,"owner":"narenkn","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"CSS","created_at":"2013-08-23T07:24:28-07:00","pushed_at":"2013-09-04T18:57:02-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Narendran Kumaragurunathan","location":"Bangalore","email":"22ae2c48eb5d5bfa3824b9ee9a5cd43f4ee6c79d@gmail.com"},"url":"https://github.com/narenkn/svtutorial/compare/8ca878121d...ef4cbff38b"}