{"repository":{"pushed_at":"2013-01-31T16:37:02-08:00","forks":0,"owner":"dallingham","created_at":"2011-07-09T10:51:05-07:00","has_wiki":true,"homepage":"","open_issues":0,"description":"Manages registers for ASIC and FPGA designs","language":"Python","fork":false,"size":848,"has_issues":true,"watchers":5,"private":false,"has_downloads":true,"stargazers":5},"actor_attributes":{"type":"User","name":"Don Allingham","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/dallingham/regenerate/compare/4565e10aa4...83cc67cbe4"}