{"repository":{"watchers":0,"owner":"flexSD","has_issues":true,"pushed_at":"2013-01-15T14:12:43-08:00","description":"Open source, flexible signal processing platform based on sigma delta processing techniques","stargazers":0,"forks":0,"organization":"flexSD","language":"Verilog","has_downloads":true,"fork":false,"size":224,"created_at":"2013-01-15T13:53:41-08:00","open_issues":0,"has_wiki":true,"private":false},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/flexSD/flexSD/compare/adc_input"}