{"repository":{"description":"Python-based Verilog Parser (currently Netlist only)","homepage":"","watchers":7,"stargazers":7,"forks":1,"fork":false,"size":260,"owner":"yellekelyk","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Python","created_at":"2012-02-11T10:33:47-08:00","pushed_at":"2012-03-11T16:20:02-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/yellekelyk/PyVerilog"}