{"repository":{"description":"7segment controller FPGA EPO-2","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":1648,"owner":"12casper3","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-05-28T13:14:40-07:00","pushed_at":"2013-06-05T08:15:16-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/12casper3/7segment/compare/1c6324365a...63e4060bbe"}