{"repository":{"description":"The final project for ECPE174","watchers":2,"stargazers":2,"forks":1,"fork":false,"size":845,"owner":"benreese0","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-11-07T15:45:44-08:00","pushed_at":"2013-12-04T23:48:16-08:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/benreese0/ECPE174FinalProject/compare/b70f8ea452...8010574966"}