{"repository":{"description":"Etigroßpraktikum - Implementation eines Logicanalyzers in VHDL","watchers":0,"stargazers":0,"forks":0,"fork":true,"size":8706,"owner":"svenhertle","private":false,"open_issues":0,"has_issues":false,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-05-06T03:47:37-07:00","pushed_at":"2013-07-21T09:46:55-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Sven Hertle","location":"Bavaria, Germany","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/svenhertle/etigp-logikanalyzer/compare/0b50badcc8...757470d6f2"}