{"repository":{"description":"This fork family includes the 6502 upgraded to 32-bit address bus, in Verilog HDL","homepage":"https://github.com/BigEd/verilog-6502/wiki","watchers":5,"stargazers":5,"forks":0,"fork":true,"size":204,"owner":"ElEctric-EyE","private":false,"open_issues":0,"has_issues":false,"has_downloads":true,"has_wiki":true,"language":"Assembly","created_at":"2012-02-21T15:25:12-08:00","pushed_at":"2013-03-09T01:57:59-08:00","master_branch":"65Org16-master"},"actor_attributes":{"type":"User","name":"Sam Gaskill","location":"NC, USA","email":"77908e2a64d232409b511cb56f39e95b56fb82a1@gmail.com"},"url":"https://github.com/ElEctric-EyE/verilog-6502/compare/9ea44a6a95...1ef8e69755"}