{"repository":{"description":"A simple template for simple FPGA projects (mostly Verilog HDL and Xilinx Toolchain)","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":4540,"owner":"leaflabs","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-11-18T13:36:03-08:00","pushed_at":"2013-11-27T19:16:03-08:00","master_branch":"master","organization":"leaflabs"},"actor_attributes":{"type":"User","name":"","company":"","blog":"bnewbold.net","location":"","email":"a794aabae1124a16e48b45975f61401ce0b030c3@robocracy.org"},"url":"https://github.com/leaflabs/basic-hdl-template/compare/864a94cc67...954a7a915a"}