{"repository":{"description":"A number of snippets of Verilog code to serve as a reminder of syntax, etc.","watchers":2,"stargazers":2,"forks":0,"fork":false,"size":168,"owner":"cziesler","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2012-07-30T11:13:59-07:00","pushed_at":"2012-08-03T08:01:38-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Xiangyu Xu","blog":"XiangyuXu.com","location":"Dallas,TX","email":"983af542bf6bc422ef1549d0611db77e6e04b1d5@gmail.com"},"url":"https://github.com/cziesler/Verilog-Snippets"}