{"repository":{"description":"Python-based Tool-chain for design analysis and code generation of Verilog HDL","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":212,"owner":"shtaxxx","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Python","created_at":"2013-12-02T10:53:03-08:00","pushed_at":"2013-12-02T11:08:10-08:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"shtaxxx","blog":"","location":"Tokyo, Japan","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/shtaxxx/Pyverilog/wiki/Pyverlog-Home"}