{"repository":{"description":"Verilog Microprocessor design","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":112,"owner":"qwertyman2009","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-04-27T14:56:55-07:00","pushed_at":"2013-04-27T15:00:33-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Calvin C Chiu","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/qwertyman2009/microprocessor-design-vdhl/compare/4e5b670ebb...73ea50d255"}