{"repository":{"description":"Exploring git for FPGA verilog.  Posting a Numerically Controlled Oscillator (NCO) aka Direct Digital Synthesis (DDS)","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":172,"owner":"apdahlen","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-06-07T11:17:09-07:00","pushed_at":"2013-06-11T18:10:01-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"apdahlen","email":"8f6d12a905d49ed73062e1dacd6a0473820073bc@gmail.com"},"url":"https://github.com/apdahlen/Verilog_test/compare/defc1e5b80...534bfd16e4"}