{"repository":{"description":"Verilog IQ modulation and local osc synthesis","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":588,"owner":"jackcarrozzo","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-03-18T07:41:40-07:00","pushed_at":"2013-03-18T09:08:14-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/jackcarrozzo/iqmod/compare/6058f3aed8...42cbc4d172"}