{"repository":{"description":"Minimalist stack machine design in Verilog","watchers":0,"stargazers":0,"forks":1,"fork":false,"size":80,"owner":"koj123","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-10-01T02:11:34-07:00","pushed_at":"2013-10-01T02:16:46-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Faiz Kothari","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/faizoff93/cpu"}