{"repository":{"description":"Verilog project","watchers":1,"stargazers":1,"forks":0,"fork":false,"size":108,"owner":"JakobUhlin","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2012-12-06T08:20:45-08:00","pushed_at":"2012-12-06T08:28:35-08:00"},"actor_attributes":{"name":"Amal Khailtash","blog":"http://about.me/Amal.Khailtash","type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/JakobUhlin/Viterbi-Decoder"}