{"repository":{"description":"Verilog HDL design and training","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":106356,"owner":"sheepsleep","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-09-09T22:40:06-07:00","pushed_at":"2013-09-16T19:05:26-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"wenzer.zhang","location":"china","email":"79bb6772af08adf1df1d36fc4f58b01c2ccf0268@msn.cn"},"url":"https://github.com/sheepsleep/Verilog-HDL-design-and-training/compare/853b29ee79...73e348e14d"}