{"repository":{"description":"An 8 input interrupt controller written in Verilog.","homepage":"","watchers":0,"stargazers":0,"forks":3,"fork":false,"size":112,"owner":"adibis","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2011-12-04T10:18:43-08:00","pushed_at":"2012-03-22T11:00:18-07:00","master_branch":"master"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/yannisCh/Interrupt_Controller"}