{"repository":{"description":"pipelined SPDIF decoder and equalizer. verilog modules and tb's","watchers":1,"stargazers":1,"forks":0,"fork":false,"size":21884,"owner":"soupault","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2012-12-25T02:31:03-08:00","pushed_at":"2013-12-11T05:20:52-08:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Panfilov Egor","location":"Saint-Petersburg","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/soupault/EQ/compare/5754335e94...11b2010c9f"}