{"repository":{"description":"Coursework for the Imperial College VHDL & Logic Synthesis lecture 2013.","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":6988,"owner":"fabianschuiki","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"VHDL","created_at":"2013-02-21T06:50:31-08:00","pushed_at":"2013-03-15T09:22:51-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Fabian Schuiki","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/fabianschuiki/IC-VHDL-Coursework/compare/ef1b3bcd50...2dfa89a815"}