{"repository":{"forks":0,"has_wiki":true,"owner":"jwarchal","open_issues":0,"has_issues":true,"watchers":0,"created_at":"2013-02-01T08:41:59-08:00","fork":false,"size":240,"has_downloads":true,"description":"VHDL Single Cycle Processor Design for ECE 4440 at UVa.  Team Hichi!","stargazers":0,"private":false,"pushed_at":"2013-02-04T10:21:43-08:00"},"actor_attributes":{"type":"User","email":"da39a3ee5e6b4b0d3255bfef95601890afd80709"},"url":"https://github.com/jwarchal/ADD_SingleCycle/compare/c5e8ad555b...efbaccdd35"}