{"repository":{"description":"Verilog Exercises for University","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":128,"owner":"TM90","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-11-22T05:08:41-08:00","pushed_at":"2013-11-24T12:16:14-08:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"Tobias Markus","blog":"blog-tm.de","email":"fc9416a0c70dea5ca4f22d5ca3a40d8a6564bd8a@gmx.net"},"url":"https://github.com/TM90/VerilogExercise/compare/c38fe1cb5b...14dc3f2ef0"}