{"repository":{"description":"course project","watchers":0,"stargazers":0,"forks":0,"fork":false,"size":196,"owner":"siyuancmu","private":false,"open_issues":0,"has_issues":true,"has_downloads":true,"has_wiki":true,"language":"Verilog","created_at":"2013-04-30T03:30:22-07:00","pushed_at":"2013-05-13T03:16:44-07:00","master_branch":"master"},"actor_attributes":{"type":"User","name":"刘智猷","blog":"blog.seemsfunny.com","location":"Beijing","email":"c43d44052bf24b577865d2d23fc538690359ad4f@gmail.com"},"url":"https://github.com/siyuancmu/FPGA_CPU/compare/80ca469b3f...85d49acc1c"}